Computer Structure

CS1251 Computer Organization Carl Hamacher

7/6/2012

Department of Information Technology

Computer Functional Units

Input Memory Output

I/O

Arithmetic & Logic Control

Processor

7/6/2012

Department of Information Technology

Processor and Memory

MEM

MAR PC IR

MDR R0 R1
. . .

Control

ALU

Rn-1

Processor

MAR - Memory Address Register MDR - Memory Data Register

7/6/2012

PC - Program Counter IR - Instruction Register

3

Department of Information Technology

Computer Instructions
Assembly Language

Register Transfer Notation

MOVE NUM1,R1 MOVE #1,R2 ADD #1,R1 ADD R1,R2

R1 [NUM1] R2 1 R1 1 + [R1] R2 [R1] + [R2]

7/6/2012

Department of Information Technology

Example Instruction
MOVE NUM1,R1

Fetch

Execute

MAR [PC] PC [PC] + 1 MDR [MEM([MAR])] IR [MDR]

MAR NUM1 MDR [MEM([MAR])] R1 [MDR]

7/6/2012

Department of Information Technology

Another Example
ADD #1,R1

Fetch

Execute

MAR [PC] PC [PC] + 1 MDR [MEM([MAR])] IR [MDR]

R1 1 + [R1]

7/6/2012

Department of Information Technology

Single-Bus Structure

Input

Output

Memory

Processor

7/6/2012

Department of Information Technology

Single-Bus Architecture (HW1)

BUS A

MAR MEM MDR Y

ALU R

7/6/2012

Department of Information Technology

Single-Bus Architecture (HW3)

BUS A 6

MAR
1

6 6

MEM MDR
MUX
2 1 2 1

PC IR
2

6 MUX

REGS
A ALU R B

7/6/2012

Department of Information Technology

Design Project Architecture

BUS A BUS B BUS C

PC
1

IR 2
A1 A2

1 2

REGS

MUX

ALU R
B NZVC
2 3

MDR 1

MAR

MEM
7/6/2012 Department of Information Technology 10

System Software
Compiler

High-level Language Machine Language

Assembly Language Machine Language

Assembler

Text Editor

Keyboard Input File

Control Sharing & Interaction Assign & Manage Resources

Operating System

Memory Disk Space

Handle I/O
Department of Information Technology 11

7/6/2012

Memory Performance

Main Memory

Cache Memory

Processor

7/6/2012

Department of Information Technology

12

Processor Clock
CLK

Period (P)

R = 1/P

Rate (R)

1 GHz = 1/1ns

7/6/2012

Department of Information Technology

13

Performance Equation
Processor Execution Time (T) Number of Machine Language Instructions (N) Average Steps per Machine Instruction (S) Clock Rate (R)

NS T R
Performance Measurement (Benchmarking)

7/6/2012 Department of Information Technology 14

Pipelining
I1 F1 E1 F2 I2 E2 F3 I3 E3

Sequential Execution I1 I2 I3 F1 E1 F2 E2 F3 E3

Pipelined Execution
7/6/2012 Department of Information Technology 15

Parallel Processing
Parallel Execution

Superscalar
Shared-Memory Message-Passing

Multiprocessors

Multicomputers

7/6/2012

Department of Information Technology

16

CISC vs RISC
Complex Instruction Set Computers (CISC)

Smaller N Larger S
Larger N Smaller S Easier to Pipeline

Reduced Instruction Set Computers (RISC)

7/6/2012

Department of Information Technology

17

Review
Binary Hex 2's-complement Overflow

7/6/2012

Department of Information Technology

18