ELEC-2005 15mar 2

ELEC 2005
ELEC-2005
Electronics in High Energy Physics
Spring term: Integrated circuits and VLSI technology for physics
Basic Analog Design
Giovanni Anelli
15 March 2005

Part II
CERN Technical Training 2005
ELEC 2005 Giovanni Anelli - CERN 2
Outline Part II
Noise in analog ICs
Matching in analog ICs
Operational Amplifier design examples
Analog design methodology
Thermal noise in passive components
R
2
n
v
] V [ f kTR 4 v
2 2
n
A =
2
n
i
R
] A [ f
R
kT 4
i
2 2
n
A =
There are no sources of noise in ideal capacitors or
inductors. In practice, real components have parasitic
resistance that does display thermal noise!
Thermal noise is caused by the random thermally excited
vibration of the charge carriers in a conductor.
Power spectral density [ V
2
/ Hz ]
Noise sources in MOS transistors
Channel thermal noise: due to the random thermal motion of the
carriers in the channel
1/f noise: due to the random trapping and detrapping of mobile
carriers in the traps located at the Si-SiO
2
interface and within the
gate oxide.
Bulk resistance thermal noise: due to the distributed substrate
resistance.
Gate resistance thermal noise: due to the resistance of the
polysilicon gate and of the interconnections.
Noise in circuits
To be independent from the gain of a given system, we use the concept
of input-referred noise. This allows comparing easily the noise
performance of different circuits (with different gains), and calculating
easily the Signal-to-Noise Ratio (SNR).
At the input of our linear two-port circuit, we use two noise generator
(one noise voltage source and one noise current source) to represent
the noise of the system regardless the impedance at the input of the
circuit and of the source driving the circuit.
Noisy
circuit
2
out , n
v
Noiseless
circuit
2
out , n
v
2
in , n
i
2
in , n
v
Input-referred voltage noise
ideally varies from 1/2 (w.i.) to 2/3 (s.i.)
K
a
= 1/f noise parameter, technology dependent
Usually, the first two terms are the most important
Bulk resistance
thermal noise
Channel thermal
noise
1/f noise
Gate resistance
thermal noise
B
2
m
2
mb
G
2
ox
a
m
2
in
R
g
g
kT 4 kTR 4
f
1
WL C
K
g
1
kTn 4
f
v
+ + + =
A
o
The MOS transistor is represented by its small-signal equivalent circuit.
We can refer the noise sources inside the MOS transistor to the input,
obtaining an input-referred voltage noise.
N-channel noise spectra
W = 2 mm, I
DS
= 0.5 mA, V
DS
= 0.8 V, V
BS
= 0 V
1.E-09
1.E-08
1.E-07
1.E+02 1.E+03 1.E+04 1.E+05 1.E+06 1.E+07 1.E+08
Frequency [ Hz ]
N
o
i
s
e

[

V
/
s
q
r
t
(
H
z
)

]
L = 0.36um
L = 0.5um
L = 0.64um
L = 0.78um
L = 1.2um
Noise in a DP + Active CM
2
load
2
in _ m
2
load _ m 2
in
2
tot
v
g
g
2 v 2 v
|
|
.
|
\
|
+ =
V
DD
2
in
v
2
in
v
2
load
v
2
load
v
2
out
i
2I
V
DD
2
tot
v
2
out
i
2I
Noise in a DP + Active CM
f
L K
L K
1
f
1
L W C
K
2 v
2
load in in _ a
2
in load load _ a
in in
2
ox
in _ a 2
f / 1 _ tot
A
|
|
.
|
\
|

+ =
V
DD
2
tot
v
2I
in load in in
L L L W > and big Make
f
L
W
L
W
1
I
L
W
C 2
2
kTn 4 v
in
in
load
load
in
in
ox in
2
th _ tot
A
|
|
|
|
|
.
|
\
|
|
.
|
\
|
|
.
|
\
|
=
load in
Make
|
.
|
\
|
>
|
.
|
\
|
L
W
L
W
Outline Part II
Noise in analog ICs
The importance of matching
Yield of an N-bit flash Analog-to-Digital converter as a function of the
comparator mismatch
Relative & absolute mismatch
L1
L2
D2
D1
[%]
1 L 2 L
1 L 2 L
200
L
L

+
=
A
m] [ A A = A 2 D 1 D D
Mismatch occurs for all IC components (resistors,
capacitors, bipolar and MOS transistors)
Absolute mismatch Relative mismatch
Mismatch in MOS transistors
Mismatch in physical parameters (N
a
, , T
ox
) and layout dimensions (W, L)
gives origin to mismatch in electrical parameters (V
T
, | and therefore I
D
)
2
T GS DS
) V V (
n 2
I
|
=
V
GS1
I
DS1
V
GS2
I
DS2
Mismatch in
N
a
, , T
ox

Mismatch in
W and L
+
|
| A
A and
T
V
D
D
GS
I
I
V
A
A and
Parameter
mismatch
I mismatch
and V offset
The golden rule: Bigger is better!
Random effects average out better if the area is bigger. Therefore,
for a given parameter P, we expect something like
L W
A
P
P
= o
P
o
m] [1/ WL 1/
P
A
Expected mismatch
L W
A

th
th
V
V
= o
A
L W
A
|
| | A
= o
/
A
Vth
/ t
ox
~ 1 mVm / nm
A
|
~ 1 to 3 %m
From the
literature
Mismatch can be treated as another source of noise. As in the noise
case, different mismatch sources can be grouped into one adding
the variances (not the standard deviations)
Usually in a pair of identical transistors the two most important
parameter subject to mismatch are the threshold voltage V
th
and the
current factor |
Differential pair mismatch
The two transistors have the same drain current
2
/
m
2
V V
g
I
th GS |
|
.
|
\
|
o + o =
| | A A
2I
I.C.
0
2
4
6
8
10
12
14
16
18
20
22
1.E-02 1.E-01 1.E+00 1.E+01 1.E+02 1.E+03
] mV [
GS
V

A
% 4 . 1
/
=
| |
mV 5 . 4
T
V
=
A
T
V
A
INVERSION COEFFICIENT
Current mirror mismatch
2
V
m
2
/ I/I
th
I
g
|
.
|
\
|
o + o =
A | | A
The two transistors have the same gate voltage
I
I.C.
0
2
4
6
8
10
12
14
1.E-02 1.E-01 1.E+00 1.E+01 1.E+02 1.E+03
[%]
I/I

% 4 . 1
/
=
| |
mV 5 . 4
T
V
=
A
| | A /
INVERSION COEFFICIENT
Offset of a DP + Active CM
V
DD
off
v
2I
T
1
T
2
T
3
T
4
RANDOM OFFSET (WORST CASE)
V
out
V
in
SYSTEMATIC OFFSET
The difference in the drain voltages
of T1 and T2 gives origin a difference
in the DC currents in the two
branches.

COMMON MODE OFFSET
Due to mismatches in the transistors,
a common mode signal at the input
gives a non zero output voltage
signal.
|
|
.
|
\
|
A +
|
| A
+
|
| A
+ A =
4 , 3 T
4 , 3 m
4 , 3
4 , 3
2 , 1
2 , 1
2 , 1 m
2 , 1 T off
V
I
g
g
I
V v
Outline Part II
Noise in analog ICs
Op Amp application examples
Single-Stage Op Amps
Two-Stage Op Amps
Fully Differential Op Amps
Feedback and frequency compensation
The ideal op amp
) v v ( A
in in 0 +

An op amp is basically a voltage-controlled voltage source
R
in
V
in +
V
in -
R
out
V
out
The op amp is ideal when
A
0
= R
in
= , R
out
= 0
Op amp application examples
V
out
= V
in
V
in
R
1
V
out
V
in
R
2
V
out
R
1
V
in
R
2
NONINVERTING
CONFIGURATION
INVERTING
CONFIGURATION
BUFFER
The above equations are valid only if the gain A
0
of the op amp is very high!
1
2
R
R
1 G + =
1
2
R
R
G =
1 G=
Single-stage Op Amp
V
DD
I
SS
T
1
T
2
T
7
T
8
V
b1
V
b1
T
3
T
4
V
in
V
out
The differential pair + active current
mirror scheme we have already seen is a
single stage op amp. Several different
solutions can be adopted to make a
Single-stage amplifier. If high gains are
needed, we can use, for example,
cascode structures.
With single-stage amplifiers it is difficult
to obtain at the same time high gain and
voltage excursion, especially when
other characteristics are also required,
such as speed and/or precision.
Two-stage configurations in this sense
are better, since they decouple the gain
and voltage swing requirements.
T
5
T
6
Two-stage Op Amp
V
out
V
DD
T
6
T
7
T
1
T
2
T
8
R
b
V
in
-

V
in
+

T
3
T
4
T
5
) r // r ( g ) r // r ( g G
08 05 5 m 04 02 2 m
=
The second stage is
very often a CSS,
since this allows the
maximum voltage
swing.
The output voltage
swing in this case is
V
DD
- |2V
DS_SAT
|
Two-stage Op Amp
V
in
V
DD
I
SS
T
1
T
2
T
3
T
4
V
b
T
6
T
5
T
7
T
8
V
out
In this case we kept the
differential behavior of
the first stage, and is the
current mirror T7-T8
which does the
differential-to-single
ended conversion. The
output is still a CSS.
) r // r ( g ) r // r ( g G
08 06 6 m 4 , 03 2 , 01 2 , 1 m
=
Fully Differential Op Amp
V
in
V
DD
I
SS
T
1
T
2
T
3
T
4
V
b1
T
6
T
5
T
7
T
8
V
b2
V
out1
V
out2
) r // r ( g ) r // r ( g G
8 , 07 6 , 05 6 , 5 m 4 , 03 2 , 01 2 , 1 m
=
Fully Differential Op Amp
T
10
T
9
T
11
T
12
V
b4
V
out1
V
out2
V
DD
I
SS
T
1
T
2
T
7
T
8 V
b3
V
b3
T
5
T
6 V
b2
V
b2
V
b1
V
b1
T
3
T
4
V
in
V
b4
To increase the
gain, we can again
make use, in the
first stage, of
cascode structures.
| | | | { } ( )
12 , 011 10 , 09 10 , 9 m 8 , 07 6 , 05 6 , 5 mb 6 , 5 m 2 , 01 4 , 03 4 , 3 mb 4 , 3 m 2 , 1 m
r // r g ) r r ) g g ( // ) r r ) g g ( g G + + =
Feedback
+ A(s)
F(s)
c
V
out
V
in
) s ( G 1
) s ( A
) s ( F ) s ( A 1
) s ( A
) s ( v
) s ( v
) s ( G
loop in
out
= =
A(s) is the open loop transfer function
F(s) is the feedback network transfer function
G(s) is the closed loop transfer function
A(s)F(s) is the loop gain
If the feedback is negative, the loop gain is negative
For |G
loop
(s)| >> 1, we have that
) s ( F
1
) s ( G =
Properties of negative feedback
Negative feedback reduces substantially the gain of a circuit, but it
improves several other characteristics:
Gain desensitization: the open loop transfer function is generally
dependent on many varying quantities, given by the active components
in the circuit. Using a passive feedback network, we can reduce the
dependence of the gain variation on the variations of the open loop
transfer function.

Reduction of nonlinear distortion
Reduction or increase (depending on the feedback topology) of the
input and output impedances by a factor 1-G
loop
.
Increase of the bandwidth
loop
G 1
1
A
dA
G
dG
=
Bode diagrams
-60
-40
-20
0
20
1.E+00 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05 1.E+06
Frequency [rad/s]
2
0
l
o
g
1
0
|
H
(
s
)
|

[
d
B
]
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
1.E+00 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05 1.E+06
Frequency [rad/s]
P
h
a
s
e

[
d
e
g
r
e
e
s
]
Many interesting properties of the frequency behavior of a given circuit can be
obtained plotting the module and the phase of the Transfer Function as a
function of the frequency. These plots are called Bode diagrams. In the general
case, a transfer function is given by the ratio between two polynomials. The
roots of the numerator polynomial are called zeros, the roots of the
denominator polynomials are called poles. For example, in the case of a
low-pass filter with RC = 1 ms, the Bode diagrams look like:
Bandwidth increase with feedback
e
+ A(s)
- f
V
out
V
in
|G(s)|
0
0
s
1
A
) s ( A
e
+
=
A
0
e
0
e
0
(1+fA
0
)

0 0
0
0
) fA 1 (
s
1
fA 1
A
) s ( A f 1
) s ( A
) s ( G
e +
+
+
=
+
=
f
1
fA 1
A
0
0
~
+
GBWP
The gain-bandwidth product does not change with feedback!
Stability Criteria
+ A(s)
- f
V
out
V
in
e
|fA(s)|
) s ( A f 1
) s ( A
) s ( G
+
=
e
Z fA(s)
- 90
- 180
1
e
1
e
GREEN: STABLE
RED: UNSTABLE
Barkhausens Criteria
0 ) s ( A f 1 = +
|fA(je
1
)| = 1
Z fA(je
1
) = - 180
Phase Margin
We have seen that to ensure stability |fA(s)| must be smaller than 1 before
Z fA(s) reaches - 180. But, in fact, to avoid oscillation and ringing, we
must have a bit more margin.
We define phase margin (PM) the quantity 180 + Z fA(e
1
), where e
1
is the
gain crossover frequency. It can be shown that, to have a stable system
with no ringing (for small signals) we must have PM > 60. If we want to
have an amplifier which responds to a large input step without ringing,
PM must be even higher.
e
|fA(s)|
e
Z fA(s)
- 180
1
e
e
|fA(s)|
e
Z fA(s)
- 180
1
e
SMALL PM LARGE PM
Frequency Compensation
Single-pole op-amps
would always be stable
(the phase does not go
below - 90). But a typical
op-amp circuit always
contains several poles
(and zeros!). These op-
amps can easily be
unstable, and they need
therefore to be
compensated. This is
generally done lowering
the frequency of the
dominant pole.
|fA(s)|
Z fA(s)
- 90
- 180
1
e
1
e
RED: BEFORE COMPENSATION
GREEN: AFTER COMPENSATION
Outline Part II
Noise in analog ICs
Define specifications
Choose architecture
Simulate schematic
Simulate schematic varying
T, V
DD
, process parameters
Masks layout
Design Rules Check (DRC)
Extract schematic from
layout
Layout Versus Schematic
(LVS) check
Extracted schematic
simulations
BLOCK DONE!
In a complex design,
this will be repeated
for every block of the
design hierarchy.
Analog design trade-offs
NOISE LINEARITY
GAIN
SUPPLY
VOLTAGE
VOLTAGE
SWINGS
SPEED
INPUT/OUTPUT
IMPEDANCE
POWER
DISSIPATION
ANALOG
DESIGN
OCTAGON
Bibliography
Books:
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill International Edition, 2001.
P.R. Gray, P.J. Hurst, S.H. Lewis, R.G. Meyer, Analysis and Design of Analog Integrated Circuits, J. Wiley & Sons, 4th edition, 2001.
R. Gregorian, Introduction to CMOS Op-Amps and Comparators, J. Wiley & Sons, 1999.
R.L. Geiger, P.E. Allen and N.R. Strader, VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill International Edition, 1990.
D.A. Johns and K. Martin, Analog Integrated Circuit Design, J. Wiley & Sons, 1997.
Y. Tsividis, Operation and Modeling of The MOS Transistor, 2nd edition, McGraw-Hill, 1999.
K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, 1994.
C. D. Motchenbacher and J. A. Connelly, Low Noise Electronic System Design, John Wiley and Sons, 1993.
A. L. McWhorter, Semiconductor Surface Physics, University Pennsylvania Press, 1956, pp. 207-227.
Z.Y. Chang and W.M.C. Sansen, Low-noise wide-band amplifiers in bipolar and CMOS technologies, Kluwer Academic Publishers, 1991.

Papers:
K. R. Lakshmikumar, R. A. Hadaway and M. A. Copeland, "Characterization and Modeling of Mismatch in MOS Transistors for Precision
Analog Design", IEEE Journal of Solid-State Circuits (JSSC), vol. 21, no. 6, December 1986, pp. 1057-1066.
Behzad Razavi, CMOS Technology Characterization for Analog and RF Design", JSSC, vol. 34, no. 3, March 1999, p. 268.
M.J.M. Pelgrom et al., Matching Properties of MOS Transistors, IEEE JSSC, vol. 24, no. 10, 1989, p. 1433.
M.J.M. Pelgrom et al., A 25-Ms/s 8-bit CMOS A/D Converter for Embedded Application, IEEE JSSC, vol. 29, no. 8, Aug. 1994 , pp. 879-886.
R. W. Gregor, "On the Relationship Between Topography and Transistor Matching in an Analog CMOS Technology", IEEE Transactions on
Electron Devices, vol. 39, no. 2, February 1992, pp. 275-282.
ELEC 2005
ELEC-2005
Electronics in High Energy Physics
Spring term: Integrated circuits and VLSI technology for physics
Basic Analog Design
Giovanni Anelli
15 March 2005

Part II
CERN Technical Training 2005

ELEC-2005 15mar 2

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

ELEC-2005 15mar 2

Uploaded by

Copyright:

Available Formats

ELEC 2005

You might also like