Professional Documents
Culture Documents
Emitter Collector
Source Source
Logic Levels
0 1
Voltage Levels
< Low Threshold > High Threshold
High-speed CMOS
Original CMOS
V I In p u t C la m p V o lta g e V C C = M i n , II = - 1 8 m A - 1 .5 V
V OH H ig h L e v e lO u tp u t V C C = M i n , IO H = M a x , DM 54 2 .5 3 .4 V
V o lta g e V IL = M a x DM 74 2 .7 3 .4
V OL L o w L e v e l O u tp u t V C C = M in , IO L = M a x , DM 54 0 .2 5 0 .4
V o lta g e V IH = M i n DM 74 0 .3 5 0 .5 V
IO L = 4 m A , V C C = M in DM 74 0 .2 5 0 .4
I I In p u t C u rre n t @ M ax V CC = M a x,VI = 7 V
In p u t V o lta g e 0 .1 m A
I IH H ig h L e v e lIn p u t C u r r e n t V C C = M a x ,VI = 2 .7 V 20 A
I IL L o w L e v e l In p u t C u r re n t V C C = M a x ,VI = 0 .4 V - 0 .3 6 m A
I OS S h o r t C ir c u it V CC = M ax DM 54 - 20 - 100 m A
O u tp u t C u rre n t (N o te 2 ) DM 74 - 20 - 100
I CCH S u p p ly C u r r e n t w it h VCC = M ax
0 .8 1 .6 m A
O u tp u ts H ig h
I CCL S u p p ly C u r r e n t w it h VCC = M ax 2 .4 4 .4 m A
CMPE 118O MECHATRONICS
u tp u ts L o w
Inter-
Connecting
VCC
6 k 3 .4 k 1 .6 k
In p u t A
O u tp u t Y
100
1 k
GND
R e s is t o r v a l u e s s h o w n a r e n o m i n a l .
R1
???
U2A
1 2
74HC04
U1A U2B
1 2 3 4
74HC05
U2C
5 6
Not so Useful
Quite Useful
Logic Levels
VOH
and High-State
DC Noise Margin
VIH
Noise Margins
ABNORMAL
VIL
Low-State
DC Noise Margin
VOL
LOW
time
VOL=0.4V VOL=0.5V
VIL=0.8V VIL=1.5V
VIH=2.0V VIH=3.5V
VOH=2.4V VOH=4.5V
CMPE 118 MECHATRONICS
What about Slowly Changing Inputs?
5V
V in LM 339 Vout
R2 R3