K.S.R.

COLLEGE OF ENGINEERING
(Autonomous)
ELECTRICAL AND ELECTRONICS ENGINEERING

MULTILEVEL INVERTERS WITH DC-DC CONVERTER

BASED ON DEVELOPED H-BRIDGE

Presented by
T.Anandkumar (1537001)
I-M.E(PED)
1/12/2015
6/30/16

CONTENTS

Objectives
Introduction
Existing system
Proposed Topology
Advantages
Drawbacks
Output Voltages
Calculation Of Losses
Conclusions
References

1/12/2015

OBJECTIVES
Cascaded Multilevel Inverter using developed
H-bridges inverter
It requires a lesser number of dc voltage
sources and switches
Dc source is given to the Buck- Boost
converter and it is fed to Multilevel Inverter
1/12/2015

INTRODUCTION
Multilevel inverters are used in high power
applications .
Generate a stepped voltage waveform by using
with a number of dc voltage sources
Need of filters is reduced by increasing the
voltage level
1/12/2015

Continued
In high power applications, Cascaded inverter
can easily interface with Solar PV module and
fuel cells
Advantages such as Improve power quality,
reduce lower order harmonics

1/12/2015

EXISTING SYSTEM

1/12/2015

CASCADE MULTILEVEL INVERTER

By connecting several H-bridge inverters in
series to provide a sinusoidal output voltage
Each cell contains one H-bridge
Output voltage generated by this multilevel
inverter is actually the sum of all the voltages
generated by each cell
1/12/2015

CASCADE MULTILEVEL INVERTER

1/12/2015

BUCK-BOOST CONVERTER
Buck-boost converter provides an output voltage
can be either higher or lower than the input
voltage
The output voltage polarity is opposite to that of
the supply voltage
Advantage of Buck-boost converter is the
increased efficiency
1/12/2015

BUCK-BOOST CONVERTER

1/12/2015

10

BUCK-BOOST DUTY CYCLE

Vin(max)
Vin(min )
Vout
Dbuck =
Dboost =

1/12/2015

= Maximum input voltage

= Minimum input voltage
= Desired output voltage
Minimum duty cycle for buck mode
Maximum duty cycle for boost mode
Estimated efficiency at calculated Vin, Vout, and Iout

11

PROPOSED TOPOLOGY

1/12/2015

12

PROPOSED SYSTEM BLOCK

DIAGRAM

1/12/2015

13

SEVEN-LEVEL INVERTERS

First proposed topology

1/12/2015

Second proposed topology

14

PROPOSED TOPOLOGY
By adding two unidirectional power switches and
one dc voltage source obtain Developed H-bridge
inverter
Simultaneous turn-on of SL,1 and SL,2 or SR,1 and
SR,2 causes the voltage sources to short-circuit
And Voltage source is connected with the DC-DC
converter to step up and Step down the voltage input
1/12/2015

15

OUTPUT VOLTAGES OF THE 7LEVEL INVERTERS

1/12/2015

16

PWM PULSE SUQUENCE

1/12/2015

17

CALCULATING DUTY CYCLE

Assuming Vin as 24V DC and the Level of the
inverter is 17. So, the Duty cycle of the converter is

i = No. of Duty cycle

n = No. of voltage level required
1/12/2015

18

ADVANTAGES
No. of Levels of the Developed H-bridge Inverter is
Increased with reduced no. of Voltage source and
switch
By changing the switching duty cycle of the
converter the Output of the converter can be varied.
Desired Voltage Level can be obtained by using
DC-DC converter.
1/12/2015

19

DRAWBACKS
Voltage Ripple is presented in the Output
Waveform.
For Higher current rating, Constant load is
used to reduced the ripple current
Higher ripple current is produced at the time of
changing the duty cycle.
1/12/2015

20

OUTPUT VOLTAGE

1/12/2015

21

BUCK BOOST OUTPUT WAVEFORM

1/12/2015

22

DEVELOPED H-BRIDGE INVERTER

WAVEFORM

1/12/2015

23

CALCULATION OF LOSSES
Mainly, two kinds of losses conduction and
switching losses are associated
Switches include IGBTs and diodes
The conduction losses of an IGBT pc,IGBT(t)
and a diode pc,D(t) are calculated

1/12/2015

24

CONDUCTION LOSSES
Conduction losses of an IGBT and a diode are
calculated as follows.
pc,IGBT(t) =VIGBT + RIGBTi(t)i(t)
pc,D(t) = [VD + RDi(t)] i(t)

1/12/2015

25

AVERAGE
CONDUCTION POWER LOSS
Average value of the conduction power loss
(Pc) of the multilevel inverter can be written as

1/12/2015

26

EFFICIENCY OF THE INVERTER

Efficiency () of the inverter is calculated as

1/12/2015

27

CONCLUSIONS
Harmonics is reduced
By adding two switches for H-bridge inverters
to generate seven voltage levels
Comparison results shows, the proposed
topology requires a lesser number of IGBTs.
1/12/2015

28

REFERENCES
[1] E. Babaei and S. H. Hosseini, Charge balance control methods for
asymmetricalcascade multilevel converters, in Proc. ICEMS,
Seoul, Korea, 2007, pp. 7479.

[2] K. Wang, Y. Li, Z. Zheng, and L. Xu, Voltage balancing and

fluctuationsuppression methods of floating capacitors in a new
modular multilevel converter, IEEE Trans. Ind. Electron., vol. 60,
no. 5, pp. 19431954, May 2013.

[3] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, A new topology of

cascaded multilevel converters with reduced number of
components for high-voltage applications, IEEE Trans. Power
Electron., vol. 26, no. 11, pp. 31093118, Nov. 2011.
1/12/2015

29

REFERENCES
[4] M. Manjrekar and T. A. Lipo, A hybrid multilevel inverter topology
for drive application, in Proc. APEC, 1998, pp. 523529.

[5] M. Narimani and G. Moschopoulos, A novel single-stage

multilevel type full-bridge converter, IEEE Trans. Ind. Electron.,
vol. 60, no. 1, pp. 31 42, Jan. 2013.

[6] N. Abd Rahim, M. F. Mohamad Elias, andW. P. Hew, Transistor

clamped H-bridge based cascaded multilevel inverter with new
method of capacitor voltage balancing, IEEE Trans. Ind. Electron.,
vol. 60, no. 8, pp. 2943 2956, Aug. 2013.

1/12/2015

30

THANK YOU

1/12/2015

31