Professional Documents
Culture Documents
Announcements
Announcements FSU First-Day Mandatory Attendance Policy ECE Course Prerequisite Policy ECE Academic Dishonesty Policy Todays Agenda
Todays Agenda
EEL-4746 Course Outline and Objectives EEL-4746 Best Practices EEL-4746 Software Distribution Design Methodology Design Abstraction EEL-4746 Microprocessor-based System Design Review of Digital Logic Design
Given by me: HW, Project, Exam, etc. Developed by you and your group
Conceptualization
Iteration
This could take one hour or thirty hours depending on your skills. I will help you avoid landmines
Homework Assignments
Two weeks to complete an assignment
No excuse for: network down, printer out of toner, computer locks up, etc.
Average one assignment due every 1 weeks. You may use solutions from previous HWs
Homework Assignments
HWs are self-correcting for the right answer.
HW must be on time
Design Projects
Design projects DO NOT replace regular homework assignments.
Quizzes
Designed to keep you awake. Mostly group quizzes Some individual quizzes No make-up quizzes will be given
Used to monitor attendance I will drop the three lowest quiz grades
Course Notes
All slides will be available online Exam, HW, and Quiz solutions online
THRSIM11
MS Windows based 68HC11 simulator
THRSIM11
Site license for FAMU-FSU COE students Download program self-extracting archive from course webpage
Under Course Library Must make request from FAMU or FSU email domain. Cannot give license file to another student!
Design Methodology
You must follow our 4746 design methodology to get full credit.
Design Methodology
Right Answers Violates Best Practices
Design Abstraction
How do we describe a system?
Design Abstraction
Example: Design a system which will complement input A
F(x)
Y=A
where A and Y are single bit values We can describe this design using a logical Truth Table
A
0 1
Y
1 0
Design Specs
Design Process
a2
a3
a4
Hardware
GND 0
b2
b3
b4
ASM Code
Y=A
Not A
VHDL code:
Y=A
Y <= not A;
Y=A
Inverter Symbol
Y=A
NFET
CMOS Technology
Y=A
VDD GND
CMOS Technology
P+
P+
N+
N+
NWELL
PSUB
Summary of Levels
System: Assembly Language Behavioral: VHDL Logical: Gates Electronic Circuit: Transistors Integrated Circuit: IC Layout Fabrication: IC Processing
Summary
All levels give you the same result. We will learn how to use the system level to its highest degree of effectiveness.
EEL-4746
Microprocessor-based System Design
Begin Actual Course Material
To I/O
Memory
CPU
BUS
Central Processor Unit Input/Output Program and Data Address signals, Control signals, and Data signals
Microprocessor-Based System
I/O Interface
To I/O
Memory
CPU
BUS
CPU: Central Processor Unit Microprocessor I/O: Input/Output e.g. Pentium 4 Memory: Program and Data Bus: Address signals, Control signals, and Data signals
Microcontroller-Based System
I/O Interface
To I/O
Memory
CPU
BUS
Central Processor Unit Microcontroller Input/Output e.g. M68HC11 Program and Data Address signals, Control signals, and Data signals
EEL-4746
M68HC11 Micro-controller Design
INPUT Devices
M68HC11
Output Devices