IEEE 2006 Custom Intergrated Circuits Conference (CICC)

A Digital PLL with 5-Phase Digital PFD for Low Long-term Jitter Clock Recovery
Tae-Young Oh, Seung-Hyun Yi, Sung-Hyun Yang, Byong-Chan Lim, and Kuk-Tae Hong LG Electronics, Republic of Korea GS Gangnam Tower, 679 Yeoksam-dong, Gangnam-gu Seoul, Republic of Korea Tel : +82-2-2005-9817, Fax : +82-2-2005-9701, Email : otyoung@lge.com
Abstract- This paper presents a digital PLL for low long-term jitter clock recovery. A jitter reduction scheme for digitally controlled oscillator is proposed and 39% jitter reduction is observed. A 5-phase digital phase frequency detector (PFD) has 265 ps resolution and controls output clock phase by 132 ps step. The long-term jitter is measured as 460 ps pk-pk. This digital PLL is implemented in 0.18 m CMOS process using 0.417 mm2 and consumes 61.0 mW power.
27MHz Clock from Crystal Oscillator

756MHz 5 Phase Analog PLL Divider

378MHz, 10 Phase

Phase Interpolator
756MHz, 10 Phase

I. INTRODUCTION A clock recovery PLL with very low long-term jitter is essential in high definition video and audio systems, because the reference signal is up to tens of thousand times slower than recovered clock in some cases. The output clock jitter accumulates between each reference signal to create large long-term jitter which results in pixel fluctuation of displayed image for video pixel clock recovery, and video and audio data mismatch for audio clock recovery. Digital PLLs offer many advantages over conventional analog PLLs for these applications, which include superior noise immunity, guaranteed performance, compact size, scalability on process. In recent years, there have been works for digital PLL to utilize those advantages, however, the output clock jitter was large[1],[4], or oscillators were delay type which are not suitable for clock recovery purpose due to jitter accumulation between reference clocks[2]-[4]. This paper presents a clock recovery digital PLL in 0.18m CMOS technology, which incorporates a digital loop pass filter (LPF) and a flying adder type digitally controlled oscillator (DCO)[1], and introduces several new approaches: DCO jitter reduction scheme, high resolution 5-phase digital PFD with output clock phase control and PFD controlled bandwidth digital LPF. II. PLL Design Fig. 1 is the block diagram of this digital PLL. The digital PFD detects the phase difference between reference signal and feedback signal with 265ps step. This detected phase difference is handed to a digital LPF by 12 bits digital word. The loop pass filter is a first order digital filter and controls the DCO with 28 bits digital word. A flying adder type DCO synthesize a frequency according to this 28 bits digital word from the 756MHz 5-phase clock of an analog PLL. A phase interpolator and clock realigner are used to reduce the deterministic jitter in DCO output clock.

Reference

265ps Resolution Digital PFD

12

Digital LPF

28

Flying Adder Type DCO

Clock Realigner

Output Divider

Clock Out

Feedback

Feedback Divider

Digital PLL
9 bit Delay Control 16 bit Dividing Value Control

Fig. 1 Block diagram of the system.

Simplified circuits of flying adder type DCO is illustrated in Fig. 2 a). This DCO is a flying adder type based on the work of L. Xiu [1] which has phase drift free advantage over delay type DCO [2]-[4]. The 756 MHz 5-phase clock is divided to 356MHz 10-phase clock prior to DCO, because the adders in DCO cannot operate at 756 MHz. Then, a duty cycle corrector changes the duty cycle of that 10-phase 356 MHz from 5:5 (high:low) to 3:7. The bottom side MUX and 28-bit adder create the rising edge of DCO output clock and top side MUX and 4-bit adder create falling edge. The deterministic jitter of this DCO is 1/10/378MHz = 265 ps, since all edges of output clocks are generated by the rising edge of 378 MHz 10-phase clock. The output frequency of this DCO is
F DCO _ OUT = 378 MHz 10 2 24 . FREQ_IN<27:0>

Fig. 2 b) is the timing diagram of DCO when FREQ_IN<27:0>=E000000 (Hexadecimal). Each pulse in MUX_RISE signal is generated from CLK_IN<0>, CLK_IN<4> and CLK_IN<8>, respectively. The MUX_FALL signal is slower than MUX_RISE by 7t, and generates a clock for 28-bit adder and 4-bit register. At t1 and t2, the bottom side MUX changes its input from CLK_IN<0> to CLK_IN<4> and from CLK_IN<4> to CLK_IN<8>, respectively. If the duty cycle of CLK_IN is 5:5, the values of CLK_IN<4> at t1 and CLK_IN<8> at t2 are still high and

1-4244-0076-7/06/$20.00 2006 IEEE

25-1-1

745

FREQ_IN<27:25>

a 4bit Adder+Reg b out

PHASE_A<k> = Clk( t - 2(k-1)) VCO_OUT<4:0> 756MHz, 5 Phase

D Q Q
MUX_FALL

PHASE_B<k> = Clk( t (2k-1)) 10= 1/756MHz = 1.32ns Phase Interpolator

PHASE_A<4:0> PHASE_B<4:0> Clk_Realigner<0> SELECT<0> PHASE_OUT<0> DCO_OUT SELECT<1> PHASE_OUT<1> SELECT<2> PHASE_OUT<2> SELECT<3> PHASE_OUT<3> SELECT<4> PHASE_OUT<4> SEL CLK D

DIV_OUT<9:0>
10 to 1 MUX

Duty Cycle Corrector CLK_IN<9:0> ( 378MHz, 10 Phase Clock 3:7 Duty Cycle )

Divider
378MHz, 10 Phase

D Q

OUT

10 to 1 MUX

MUX_RISE

DCO_OUT Q D Q

Delay Flying Adder Type DCO

Clock Realign Controller DELAY_EN

10 to 5 MUX Clock Realigner

PHASE_OUT<4:0> DCO_OUT SELECT<4:0>

out<3:0>
4bit Reg

SEL CLK D SEL CLK D SEL CLK D SEL CLK D

Clk_Realigner<1> OUT Clk_Realigner<2> OUT Clk_Realigner<3> OUT Clk_Realigner<4> OUT

in<3:0>

Clock Realigner
OUTPUT_CLOCK

OUTPUT_CLOCK
out<27:24> FREQ_IN<27:0> b a out<23:0>

a)

b)

28bit Adder+Reg

a)
t =
14t 7t
CLK_IN<0> CLK_IN<4> CLK_IN<8> MUX_RISE MUX_FALL DCO_OUT

Fig. 3 a) Block diagram for jitter reduction scheme. b) Simplified circuits of clock realigner.
SEL CLK _B
M UX

1 1 = 265 ps 10 378MHz
14t 7t 7t 7t 14t

C LK_A FEEDB ACK

D Q D Q

Lead-Lag Comparator Counter

SIGN

R EFERENCE

D Q

D Q

ENB

DIFF[7:0]

FINE_DELAY_EN PHASE_B[0] PHASE_A[0] FEEDB AC K REFERENCE

LPF_IN[11:0]
SEL CLK_B PFD CLK_A Feedback Reference SEL CLK_B PFD CLK_A Feedback Reference SEL PFD CLK_B CLK_A Feedback Reference

1st

SIGN DIFF[7:0]

ADDER
SIGN_1 IN_1[7:0] SIGN_2 IN_2[7:0] SIGN_3 OUT[11:0] IN_3[7:0] SIGN_4 IN_4[7:0] SIGN_5 IN_5[7:0]

t1
b)

t2

PHASE_B[1] PHASE_A[1]

2nd

PHASE SHIFT ADDER

PFD_OUT[11:0] LPF_IN[11:0]

SIGN DIFF[7:0]

PHASE_B[4] PH AS E_ A[4]

5th

Fig. 2 a) Simplified circuits of flying adder type DCO. b) Timing diagram of DCO.

SIGN DIFF[7:0]

SHIFT[8:0]

5 PHASE PFD

SHIFT[8:0]

glitches occur in MUX_RISE. Therefore, the duty cycle correction has a critical role in stable operation of this DCO. If all components in DCO are ideal without any delay, the minimum frequency this DCO can generate is
F DCO _ OUT = 378 MHz 10 = 270 MHz . 14

Fig. 4 Simplified circuits and block diagram for 5-phase PFD and phase selector

In actual design, the minimum supporting frequency is even lower, because MUX changes its input after the delay in buffers and flip-flops. As a result, this DCO still works when FREQ_IN=FFFFFFF, with 236 MHz minimum supporting frequency. On the other hand, the maximum supporting frequency is limited by the speed of adders in DCO, which is 540 MHz in this design. The 756 MHz 5-phase clock required for this DCO are generated by a conventional analog PLL with 27 MHz reference clock from an external crystal oscillator. 27 MHz is greatly higher than the reference signal which is up to a hundred kilohertz, therefore the DCO output clock phase drift between each reference signal is virtually reduced to zero.

This 27 MHz crystal oscillator also provides a clock to other digital circuits on the application IC, not an additional requirement from this digital PLL. Fig. 3 a) shows blocks and circuits around DCO for jitter reduction. The phase interpolator in Fig 3 a) generates 756 MHz 10-phase clock and passes to a clock realigner. This clock realigner has two purposes. One is eliminating the random jitter produced in frequency synthesizing process of DCO. A rising edge of the 756MHz 5-phase reference clock needs to pass 13 gate stages to arrive at the output of DCO. The layout path length for each multi-phase clock cannot be identical. Consequently, those effects accumulate to a large amount of DCO output jitter. The clock realigning to the original input clock solves this problem. The other purpose is reducing the deterministic jitter to 132 ps by realigning the output clock to 756 MHz 10-phase clock edges. The deterministic jitter also can be reduced to 132ps by frequency synthesis from 756 MHz 10-phase reference clocks edges,

25-1-2

746

PLL Lock Detector

LOCK_DETECT LOCK_DETECT
1 0

163M

LPF_OUT<27:0>

LPF_IN<11:0>

LPF Bandwidth Control G1

162M 161M 160M 159M 158M 157M 156M 0 20 40 60 80 100 120 140 160 180 200
44 0ps (D CO T ota l Jitter) 265 ps (D CO D ete rministic Jitter)

PFD Deadzone Removal

LPF_OUT

+
Z-1

<27:0>

G2

# of Reference Signal Pulses Passed

G2 Transfer Function : H(Z) = G1 + 1 - Z-1

Fig. 5 Block diagram of digital LPF and simulated property.

a)

however using phase interpolator and clock realigner greatly saves DCO complexity and area. The clock realigning process occurs as following. The phase interpolated clock, PHASE_B<4:0> in Fig 3 a), is slower than PHASE_A<4:0> by 132 ps. A 10-to-5 MUX passes PHASE_A<4:0> or PHASE_B<4:0> to PHASE_OUT<4:0> depending on the value of DELAY_EN signal. SELECT<4:0> chooses the clock to which DCO_OUT needs to be realigned. When out<23> value of the 28-bit adder in DCO is high, 132 ps additional delay is necessary. Therefore, the clock realigner controller sends DELAY_EN to 10-to-5 MUX, and PHASE_B is chosen to realign DCO_OUT. To achieve high resolution of digital PFD, the 756 MHz 5phase reference clock to DCO is used for time interleaving sampling as shown in Fig 4. High resolution PFD is essential in clock recovery applications, because the reference clock may have large jitter or spread spectrum and recovered clock needs to follow this property for accurate data acquisition. In other words, the recovered clock needs to become faster or slower following the reference clock frequency fluctuation. Therefore, the phase fluctuation of reference signal is required to be measured with high resolution. Fig. 4 shows the block diagram and simplified circuits of this 5-phase digital PFD. Each PFD samples reference and feedback signal with different clock phases, making the resolution of this digital PFD to 265 ps. The phase shift function is implemented by adding an adder to the output of digital PFD. This adder creates an offset to the digital PFD output, resulting in a corresponding phase shift to the output clock. The phase shift control step is 265 ps which is same as the resolution of digital PFD, however, the step can be further reduced by changing the sampling time of reference and feedback signal. In this digital PLL, the sampling clock of feedback signal can be chosen as 0 delayed (PHASE_A<4:0>) or 132 ps delayed (PHASE_B<4:0>). These sampling clocks are generated by the phase interpolator for DCO. If the PHASE_B is chosen, the feedback signal will also have additional 132 ps delay after PLL is locked, because the output of digital PFD will be the same as PHASE_A sampling case only if feedback signal also has 132 ps delay. Fig. 5 is the digital LPF of this digital PLL and simulated performance. A first order digital filter is used, making the whole system second order [1], [2]. This type of digital filter is

1 32 p s (D C O D eterm inistic J itte r) 2 70 ps (D C O Tota l J itte r)

b) Fig. 6 DCO jitter measurement result. a) clock realigner off b) clock realigner on
Recovered Pixel Clock (202.5M Hz) Reference Signal (93.8kHz) (Used as Trigger Signal)

Jitter Histogram

460ps
(@ 1000 samples )

Fig. 7 Locking image and long-term jitter measurement result.

widely used in digital PLL and stability was verified. G1 and G2 are variables that decide loop bandwidth and stability. All multiplication functions are implemented by shift registers for small area and fast evaluation, therefore G1 and G2 values only can be 2n where n is an integer. The deadzone of PFD is removed by adding one if LPF_IN is zero or greater than zero. The values of G1 and G1 are controlled by the output value of

25-1-3

747

632.2m

Phase Interpolator Flying Adder Type DCO

Output Divider 5 Phase PFD

Fig. 8 Phase shift function measurement result

Fig. 9 Chip micrograph TABLE I PLL Summary

Technology Power Dissipation Die Size Digital PFD Resolution DCO Output Frequency Range Output Frequency Range DCO Jitter Long-term Jitter Output Phase Control 0.18 m 1P5M CMOS Process Total : 61.0 mW ( 3.3V : 30.1 mW, 1.8V : 30.9 mW ) 632.2 m660.3 m = 0.417 mm2 265 ps 236 MHz ~ 540 MHz up to 270MHz 270 ps (pk-pk), 52 ps (rms) 460 ps (pk-pk), 85 ps (rms) 132ps Step

digital PFD. If the output value of PFD keeps being smaller than a certain value, LOCK_DETECT signal changes to high and G1 and G2 value changes to make the loop bandwidth wider or narrower depending on application. III. Experimental Results The jitter measurement results of DCO are drawn in Fig. 6. The DCO control digital value was fixed to a constant to verify the performance of DCO only. For Fig. 6 a), the DCO output clock was set to bypass the clock realigner to disable jitter reduction scheme. Therefore, the DCO deterministic jitter of 265 ps can be obviously noticed by two peaks in the jitter histogram. The total jitter is 440 ps, including 175 ps random jitter. In Fig. 6 b), the jitter reduction scheme is enabled and those two peaks in Fig. 6 a) are merged to one. The random jitter is also reduced to 138ps, since the random jitter generated in frequency synthesis process of DCO is removed by clock realigning. As a result, the total jitter is reduced to 270ps, which means about 39% reduction of DCO jitter. Fig. 7 is the locking image and long-term jitter measurement result. The measurement was performed by measuring the jitter in recovered clock triggered by reference signal. This 93.8 kHz reference signal is generated by a PC graphic card as horizontal sync signal (HSYNC) with 300 ps pk-pk jitter in this test. The frequency multiplication factor is 2160 and output clock is 202.5 MHz. The short-term and longterm jitter are measured as 290 ps (pk-pk) and 460 ps (pk-pk), respectively. The output clock phase with PHASE_SHIFT<8:0> control increment was measured and shown in Fig. 8. A monotonous shift of output clock phase can be verified. The shift step is 132ps, which corresponds to 1/28 of output clock period when PLL is set to generate maximum frequency, 270 MHz. Fig. 9 is the chip micrograph of this digital PLL. Except 756MHz 5-phase reference clock generation PLL and phase interpolator, all layout was implemented by CMOS standard cells. Also, divider, adder and digital LPF were created by automated PNR software, which facilitates the process

migration of this PLL to finer technology. The layout size is 632.2 m660.3 m under 0.18 m CMOS process. This PLL consumes 30.1 mW with 3.3 V power supply and 30.9 mW with 1.8 V power supply. Table I summarizes the performance of this PLL. IV. Conclusion A digital PLL has been developed for low long-term jitter clock recovery. A new DCO jitter reduction scheme reduces DCO jitter to 270 ps (pk-pk). The 5 phase high resolution PFD with output clock phase control function controls output clock phase with 132 ps step. The long-term jitter of recovered clock is 460 ps (pk-pk). This PLL is suitable for clock recovery applications where the long-term output clock jitter performance and fine clock phase control are crucial. REFERENCES
[1] L. Xiu, W. Li and J. Meiners, A Novel All-Digital PLL With Software Adaptive Filter, IEEE JSSC, VOL. 39, No. 3, pp. 476-483, Mar. 2004. [2] A.M. Fahim, A compact, low-power low-jitter digital PLL, ESSCIRC, pp. 101-104, Sep. 2003. [3] T. Olosson and P. Nilsson A Digitally Controlled PLL for SOC Applications, IEEE JSSC, VOL. 39, No. 5, pp. 751-760, May 2004. [4] T. Watanabe and S. Yamauchi An All-Digital PLL for Frequency Multiplication by 4 to 1022 With Seven-Cycle Lock Time, IEEE JSSC, VOL. 38, No. 2, pp. 198-204, Feb 200

25-1-4

660.3m

756MHz 5 Phase Reference Clock Generation PLL

Digital LPF

748