Professional Documents
Culture Documents
~ ~ f ^
'
.
Receiving
Antenna
Wireless Data
Receive
Equipment
Receiving
Terminal
Embedded
Equipment
Figure 1. architecture of wireless transmission system
B. nRF905 wireless communication module
f
nRF905 is a single-chip radio transceiver which is
made by Norway's Nordic VLS1. nRF905 communicates
with a microcontroJIer by SPI interface, it is easy to
confgure. Communication module operating fequency of
nRF905 with an exteral antenna is 433Mz, the
maximum rate is 100kbps, the maximum emission power
is + 10 dBm, operation mode is half-duplex. This module
has 256 channels to meet a few more points and fequency
hopping communications, debug mode is GFSK; receiving
sensitivity is -lOOdBm, transmission distance is about 300-
500M or so in the open ground. As wireless
communication module are relatively weak anti-jamming
device, the module design and welding needs strong
technical and professional nature which involve knowledge
CMCE 2010
of electronics and communications. It is very diffcult to
self develop it, so nF905 communication module IS
choose, which is produced by the Suzhou Tianyi Co ..
C Embedded processor LPe2200 series
LPC2200 series are microcontrollers which take
ARM7TDMI-S as core, which is produced by PHILIPS.
ARM7TDMI-S is a general-purpose 32-bit microprocessor,
which has the features of high performance and low power
consumption. LPC2294 is 16/32-bit ARM7TDMI
STMCPU with 256k bytes of embedded high-speed Flash
memory, which based on a real-time simulation and
tracking. 128-bit wide memory interface and a unique
acceleration of structure make 32-bit code run at maximum
clock rate. This study uses MagicARM2200 experimental
development platform, which takes LPC2294 as the core.
D. System interface and connection circuits
nRF905 wireless communication module provides a
14-pin exteral which include one power supply pins
(VCC), two ground pins (GND), three state control pin
(TX_EN, CE, POWER_UP), one waveform output pin
(uPCLK), three state output pin (CD, DR, AM)and three
SPI pins.
nRF905 has three pins are used in the state output,
namely:
CD (Carrier Detect): If the receiver detects a carier
fequency bands, CD is high.
AM (address matching): Testing carier data in the
address byte, if it is same with the confgured receive
address, AM is high.
DR (Data Ready): If detecting the CRC checksum is
correct in the received data, the valid data bytes are stored
and set DR high. By reading the value of the pin level, it
can deterine whether the data has reached the registers of
reception equipment corectly.
nRF905 SPI bus includes four pins: CSN (SPI enabled),
SCK (SPI clock), MISO (Master In Slave Out) and MOSI
(master out fom the entry). Here, nRF905 is the slave
machine, the SPI clock has a wide range, fom I Hz-I0
MHz, so it is no need to judge the accuracy critical when
the processor control program is written.
nRF905 communicates with LPC2294 by using SPI
bus, therefore, nRF905 SPI pins are connected with
LPC2294 SPI pins. P0.4-PO.6 is a SPI fnctional pin, PO.4
receives SPI clock signal, the fnction of PO.5 is MISO
(Master In/Slave Out), the fnction of PO.6 is MaS I
(Master Out/Slave In). The other pins of nRF905 have
only input or output state except uPCLK, therefore it only
needs to select seven pins with 10 (input output) fnction.
nRF905 hardware circuit connection is shown in Figure 2.
III. SYSTEM SOFTWARE DESIGN
A. SP] Data Transfer Program Design
Considering fll communication protocols and CRC in
NRF905 module, the main work of study in this paper is
concentrated on how to achieve an effective initial
confguation of nRF905 module, and realize the
communication between LPC2294 and nRF905 module.
SPI is a fll-duplex serial interface, in data transmission,
the master always sends a byte of data to the slave and that
the slave always sends a byte of data to the host. In SPI bus
initialization, two registers should be confgured: SPCR
317
and SPCCR. SPCR controls te SPI transfer mode and
SPCCR controls the SCK clock fequency of the master.
Through the confguration of these two registers, SPI pins
of processor are initialized, such as timing etc.
GND
GND vcc
P1.17 +
EN CE
0
P1.16
PWR uPLK
PO 23
CD A
PO.24 +
DR MISO
8
l
PO.6
MOSI SCK
PO 20
CSN GND