Professional Documents
Culture Documents
Outline
The application: Interleaved converters Design of magnetic components for power converters using converters using PExprt Advantages of Integrated magnetics in Interleaved Converters Integrated magnetics component design using PExprt Converter design, including regulation loop: from PExprt to PExprt to Simplorer Digital control implementation with Simplorer System design: from the circuit level to the system level level
Paralleling
Load
+
Shift
+
Packaging
IL2
2 converters 4 converters d = 50% d = 25%
Vs = 9V, Is = 10A
Vs = 24V, Is = 10A
Load
IIN/N
Power Converter
Filter
Amp RF
Control
High
DC-DC
Low
DC-DC
42V
12V
DC-DC
400V
12V
-0.5 0.0E+ 00
5.0E-06
1.0E-05
t (s)
1.5E-05
2.0E-05
2.5E-05
100.00
SMD is possible
20 30 40 50 60 70 Output current (A)
Current at each phase (1.6A p-p) Current at each phase (1.6A p-p)
5.00
4.00
500.00m
3.00
0 0 5.00 10.00
2.50
1.00
86%
500.00m
max 84%
500.00m
Efficiency Efficiency
0 0 5.00 10.00
5.00
Phase Currents
1.6A p-p
4.00
1.00
1.5A p-p
0
3.00
10.00m
949.27u
960.00u
980.00u
999.90u
2.00
2.00
0 0 500.00u 800.00u
0 0 500.00u 800.00u
Phase Currents
Coupling Coupling
i1 v1 v2 v3 i2 i3 i4
i0
Load
i2 i3
Load
Standard cores
Winding phase 4
Volume comparison
125% 100% 75% 50%
Phase 1
Core B
M1
MOSFET_LEG pwm
pwm1
M2
AM1 PExprtLink1
n
M1
MOSFET_LEG pwm
pwm2
M2
AM2
n
PEX
R1 C1
M1
STEP1
MOSFET_LEG pwm
E1
pwm3
M2
AM3
n
pwm1
M2
Discrete Discrete
1.00
AM1 PExprtLink1
n
M1
MOSFET_LEG
Efficiency
pwm
Efficiency 1.00
PEX
Integrated Integrated
pwm2
M2
AM2
n
R1 C1
M1
STEP1
MOSFET_LEG pwm
E1
pwm3
M2
AM3
n
max 84%
500.00m
84%
500.00m
0 0
1.00
5.00
10.00
5.00
10.00
1.5A p-p
2.00
2.2A p-p
2.00
949.27u
999.90u
6.00 5.00
6.00 5.00
2.50
2.50
2.00
3D is necessary 3D is necessary
Digital Digital
2 2
G(z)
Discrete_PID
3 3
f = 3kHz
Output Voltage
Analog PID
Duty Cycle
Discrete PID
(VHDL-AMS block)
Output Voltage
Duty Cycle
Simplorer blocks
Soft Start
(Electric circuit)
Phase Currents
10.00
3.00
Discrete time PID (Digital): sampling = 600kHz Discrete time PID (Digital): sampling = 600kHz
Output Voltage 3.50
20.00 Phase Currents
10.00
3.00
0
Initial simulations
Fitness function
Performance evaluation
(better when settling time is short) Tendency of the parameters
Modeling approaches
Switch level models
Are based directly on the structure Provide information for each component in every switching cycle
Averaged models
Switching information is lost but structure is kept There are several techniques like: State space averaging Averaged switch modeling
Behavioral models
Based on the input-output behavior The model is a black box, the real structure is lost
Simulation time
Simulation time
Subs istemaBaterias
Vinp Vop
Buck Regulado
42V/28V
+
V
Vinp
AMbat VMbat
29 seconds
Vinm
Vom
Vinm
Subs istemaGenerad
Vp Vinp
+
V
Vm
Buck Regulado
42V/28V
Vop
+
V
Vinp
Voutp
Vp
+
V
VM28
Vom Vinn
VMc
Voutn Vm
5 times faster!!!
VMin
Vinm
Subs istCargasReg
Vp
Vinp
Voutp
43.00
Vm
Vinn
Voutn
30.00
20.00
Vp Vinp
Voutp
+
V
Vp
10.00
VMc2
Voutn Vm
Vm
Vinn
Subs istCargasReg2
vi_p
vo1_p
Behavioral
vi_n vo1_n
Behavioral
vi_n vo1_n
Behavioral
50.00
2.00
Switch level
0 0 5.00 10.00
0 0
200.00u
400.00u
520.00u
Behavioral: 0.992s