You are on page 1of 14

International Journal of Electronics

Date Submitted by the Author: Complete List of Authors:

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo
Journal: Manuscript ID: Manuscript Type: Keywords:

Novel Zero Voltage Transition PWM Flyback Converter

ee

International Journal of Electronics TETN-2009-0430 Long Paper

02-Nov-2009

adib, ehsan; Isfahan University of Technology farzanehfard, hosein; Isfahan University of Technology Power Electronics, Zero Voltage Switching, Flyback Converter, Pulse Width Modulation, DC-DC Power Conversion

rR ev ie w On ly

Page 1 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Novel Zero Voltage Transition PWM Flyback Converter


Ehsan Adib, Hosein farzanehfard adib.ehsan@gmail.com, hosein@cc.iut.ac.ir
Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran

Corresponding Author: Ehsan Adib

Submission date: April, 15th, 2008

Area of research: Power Electronics

The authors would sincerely like to thank the reviewers for their precise review. The reviewers comments along with details revisions made are as following: Reviewer: 1 Comments to the Author The authors should perform a more detailed bibliography review comparing the proposed soft switching scheme with other ones existent in literature, highlighting the advantages and disadvantages of the cell introduced in the paper. Clearly state the reasons that justify the use of the cell? Answer: the introduction is now revised and the proposed converter is compared with other existing techniques in details. The theoretical waveform of the voltage across capacitor Cs must be presented in Fig. 3 so that the analysis performed in Section 2 can be better understood by the reader. Answer: the mentioned voltage waveform is added now in Fig. 3. In Section 3, the authors state that it is quite complex to solve equations (13) to (15). Some issues regarding the behavior of the resonant elements in the circuit operation are discussed. However, a detailed example showing how the resonant elements in Fig. 4 were actually designed has not been presented. Besides, the example must include the design of all circuit elements, and not only those regarding the resonant tank. Answer: the design considerations for the auxiliary circuit elements are now discussed in details. In addition, a reference is added regarding the design of basic flyback converter. The authors feel that since many textbooks exists which discusses the design procedure of basic flyback converter, further discussion would be redundant in this paper. Which is the load range achieved for the soft switching cell? Some results showing the operation at light load condition must be presented and discussed. Answer: A new section is now added which presents a design example and also simulation results for nominal load and light load.

The authors should also present and discuss the converter control system. How could one obtain the gating signal for the main and auxiliary switches? Answer: This is now discussed at the end of the section2. The specifications and parameters of the experimental prototype should be summarized in a table, as Fig. 4 becomes redundant. Answer: To omit redundancy, the new Fig. 5 is added which shows both simulation circuit and also the parameters of the experimental results. The discussion on the experimental results is quite poor. Please, add some comments on Fig. 6. Answer: The discussion on the experimental results is now enhanced. Conclusion must be improved. Which is the main contribution of the passive snubber? How relevant are the obtained results? Answer: The conclusion is now improved. The contribution of the proposed active snubber is now discussed in much detail in the introduction and conclusions.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee

rR

ev

ie

On

ly

International Journal of Electronics

Page 2 of 13

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Reviewer: 2 Comments to the Author The circuit idea presented in the paper is not bad, but the operating modes discussed in the second section of the paper are partially wrong. In section 2 (circuit description and operation) the magnetization current Im is assumed to be constant (page 2 line 12). Based on this approximation the circuit operation is described during 8 time intervals, but both the mathematical equations involved in this presentation and the theoretical waveforms plotted in fig.2 (page 5) do not reflect the circuit physical behavior. The flyback converter is based on the buck-boost converter. Unlike the ideal transformer, the current does not flow simultaneously in both windings, so the flyback transformer has a more inductor- like behavior rather then a transformer one. So during intervals 3 and 8 (from section 2) the current Is (from fig.1-pag.4) is not constant, as it is presented in the paper, it has a linear variation insted. Also for the first two time intervals (to-t2) the circuit has a resonant behavior. The approximation of a constant magnetization current is used to find the conversion ratio for stedystate operation and for circuit modeling. Answer: Since the transformer magnetizing inductance is large, its current can be assumed almost constant. As it can be observed from the simulation and experimental results, when the main switch is on its current which is equal to magnetizing inductance current has minor changes and can be assumed almost constant. Furthermore, considering the variation of magnetizing inductance current, the converter operating modes will not change and only the relations describing various operating modes will slightly change. In almost all similar papers, theses variations are neglected to simplify the analysis. Therefore, the auxiliary circuit design method becomes simple. However, the effect of magnetizing inductance variation is considered in the simulation results and since simulation results closely follows the theoretical analysis, the mentioned assumption is justified. Observations regarding the content of the paper:

a-Section 2 has to be modified according to the physical phenomena that appears in the circuit. In fig.2 from pag5, some simulations results instead of Main theoretical waveforms of the proposed converter would be very well received. Answer: simulation results are also added in the paper. b-Section 3 (design procedure) has to be improved. Because, the design of the main converter seems to be not significantly different from the standard flyback converter, the main focus has to be on the design procedure for the auxiliary circuit La and Cs. Answer: The design procedure section is now revised and design procedure is improved. Also, a design example is now added. c-To define the time delay between the switch S turn on and switch Sa turn on. Answer: The duration of fourth and fifth intervals is the time delay between gate pulses of the switches which can be observed from Fig.2. The amount of the time delay should be tuned in practice. The circuit to create the pulses is now discussed in the second section. d-An evaluation of the power losses improvement of the circuit have to be done. In section 3 (design procedure) the leakage inductance Ll is neglected. This is a unfortunate assumption, because the circuit La-Cs is able to recover the energy stored in the leakage inductance when S turns off and to return it to the circuit when Sa turns on. Answer: The transformer leakage inductance is considered in the analysis. However, in order to simplify the design of the auxiliary circuit, this inductor is neglected. Note that, in the simulation results the transformer leakage inductance is considered and consequently the auxiliary circuit elements are fine tuned. A comprehensive design example is now added. Also, the power losses of the proposed active snubber are now compared with a similar passive snubber in the design example section. Conclusion From my point of view, if the Observations regarding the content of the paper are solved, the paper may be published.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee

rR

ev

ie

On

ly

Page 3 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Abstract: In this paper a new zero voltage transition flyback converter is introduced which uses a simple auxiliary circuit. In this converter, zero voltage switching condition is achieved for converter switch while zero current switching condition is attained for auxiliary switch. There is no additional voltage and current stress on the main switch and main diode and auxiliary circuit voltage and current ratings is low. The proposed converter is analyzed and design procedure is discussed. The presented experimental results of a prototype converter justify the theoretical analysis. Keywords: Flyback converter, Zero Voltage Transition (ZVT), Pulse Width Modulation (PWM).

1-Introduction
Nowadays, switching DC-DC converters (specially isolated types) are frequently employed as power supplies in various applications. Among isolated DC-DC converters, flyback converter has the simplest structure for low power applications. In this converter, the transformer serves as isolation as well as energy storage element. However, the main drawback of this converter is the switch losses and voltage spike due to the transformer leakage inductance. Furthermore, the voltage spikes will cause high electromagnetic interface (EMI). Soft switching techniques are vastly applied to DC-DC converters to reduce the switching losses and EMI [1-14]. Among various soft switching techniques, zero voltage transition (ZVT), zero current transition (ZCT) and active clamp methods are increasingly used since they can eliminate switching losses and stresses while the control circuit remains PWM [2-14]. In these converters, the auxiliary circuit only functions at switching instances and reduces switching losses. In low to medium power applications, since MOSFET is mainly used for switches, ZVT technique is preferred, because it can eliminate capacitive turn on losses as well as switching losses. However, at higher power applications where IGBT is mainly used for switches, ZCT technique is preferred since it can eliminate tailing current losses. Various ZVT flyback converters were previously introduced [7-10]. ZVT flyback converters introduced in [7] and [8], have a complex auxiliary circuit. Furthermore, in these converters the auxiliary circuit applies additional current stress on the main switch. Also in these converters the leakage inductance energy of the transformer is not recovered which can be considerable in the case of flyback converters. ZVT flyback converter introduced in [9], uses a simple auxiliary circuit, but, in this converter there is an additional diode in the main power path which increases the conduction losses. Therefore, the conduction losses of this converter are high especially when the flyback converter is operated in boost mode to adapt a low voltage high current source to a high voltage low current load. In this condition since the input voltage is low and also the source current is high the conduction losses of the extra diode applied in the main power path at the transformer primary side will considerably decrease the efficiency. ZVT flyback converter introduced in [10], satisfies all the requirements, but its auxiliary circuit is complex. In this converter the voltage stress of the main switch is low and thus, it is a proper choice for high input voltage applications where the voltage stress of the main switch is high. Active clamp flyback converter is another method to attain zero voltage switching for flyback converters [11]. In the active clamp technique, the auxiliary circuit conducts when the secondary diode is conducting and main switch is off. As a result, the conduction losses of the auxiliary circuit is considerable when the main switch operating duty cycle is low and thus, this technique is a proper method for high operating duty cycles. Furthermore, in active clamp techniques, the achieved soft switching condition is load dependent and soft switching is not attained at light loads. Therefore, this technique is not suitable for wide load range. In this paper a new ZVT flyback converter is introduced which employs a simple auxiliary circuit. Besides, in this converter there is no additional element in the main power path. Also, this auxiliary circuit completely absorbs and recovers the transformers leakage inductance energy and switching losses of the main switch. Moreover, the auxiliary circuit elements are soft switched and thus the auxiliary circuit losses are low. In the second section of this paper, the proposed ZVT flyback converter is introduced and its operating modes are discussed. Design procedure is discussed in the third section. In the forth section experimental results are presented.
URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee

rR

ev

ie

On

ly

International Journal of Electronics

Page 4 of 13

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

2- Circuit description and operation


The proposed ZVT flyback converter is shown in Fig. 1. The converter is composed of main switch S, rectifying diode D, transformer T which is modeled with leakage inductance LL, magnetizing inductance Lm and an ideal transformer with primary to secondary turns ratio of n and an auxiliary circuit. The auxiliary circuit is composed of auxiliary switch Sa, auxiliary diode Da, auxiliary inductor La and snubber capacitor Cs. To simplify the converter analysis, it is assumed that all semiconductor devices are ideal. Furthermore, it is assumed that the output voltage is constant and equal V0 and Lm current variation is neglected and assumed to be equal to IP. The proposed converter has eight distinct operating intervals in a switching cycle. Main theoretical waveforms of the converter are shown in Fig. 2 and the equivalent circuit for each operating interval is shown in Fig. 3. Before the first interval it is assumed that only the main switch is conducting and Cs voltage is Vin. Interval 1 [t0-t1]: This interval starts by turning the main switch off which causes Da to conduct. Since Cs voltage is equal to Vin, the main switch is turned off under zero voltage (ZV) condition. In this interval Lm discharges Cs with a constant current equal to Ip. Thus, Cs voltage equation is:

VCS = Vin

I P (t t 0 ) CS

This interval ends when Cs voltage reaches nV0 and diode D is forward biased. Duration of this interval is: t1 t 0 = (nV0 + Vin ).C s IP (2)

Interval 2 [t1-t2]: In this interval diode D is conducting and the voltage across Lm is constant and equal to nV0. Therefore, LL starts to resonate with Cs and its current decreases to zero and diode D current increases to nIp accordingly. Cs voltage and LL current during this interval can be calculated from:

VCS = nV0 Z 0 I P sin( 0 (t t1 ))

I LL = I P cos(0 (t t1 ))
Where:

rP Fo

ee rR ev ie w On ly

(1)

(3) (4)

Z0 =

LL CS
1 LL .C S

(5) (6)

0 =

Cs voltage at the end of this interval is V1=nV0Z0Ip. Duration of this interval is:

t 2 t1 =

2 0

(7)

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

Page 5 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Interval 3 [t2-t3]: During this interval diode D is conducting and the converter behaves like a regular flyback converter when its rectifying diode is on. Interval 4 [t3-t4]: This interval starts by turning the auxiliary switch on. This begins a resonance between La and Cs and thus, Cs voltage increases to nV0. The equations for Cs voltage and La current during this interval are:

VCS = ( nV0 Z 0 I P ) cos(1 (t t 3 )) I La =


( nV0 Z 0 I P ) sin(1 (t t3 )) Z1

(8) (9)

rP Fo ee rR ev ie w On ly
( nV0 Z 0 I P ) nV0 sin(cos 1 ( )) Z1 nV0 Z 0 I P

Where:

Z1 =

La CS

(10)

1 =

1 La .C S

(11)

La current at the end of this interval is:

I1 = I La (t 4 ) =

(12)

Interval 5 [t4-t5]: When Cs voltage reaches nV0, auxiliary diode Da starts to conduct and a resonance begins between Cs, La and LL. The equation for LL and La current and Cs voltage during this interval are:

I LL =

nV0 nV0 IL IL t sin( 2 (t t 4 )) + 1 a 1 a cos( 2 (t t 4 )) 2 .( La + LL ) La + LL La + LL La + LL nV0 nV0 LL IL IL t+ sin( 2 (t t 4 )) 1 L + 1 L cos( 2 (t t 4 )) + I1 2 .( La + LL ) La La + LL La + LL La + LL nV0 La nV0 LL ILL cos(2 (t t 4 )) + 2 1 a L sin( 2 (t t 4 )) ( La + LL ) La + LL La + L L

(13)

I La =

(14)

VCS =

(15)

Where:

Z2 =

La LL C S ( La + LL )
1 La LL C S La + LL

(16)

2 =

(17)

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

International Journal of Electronics

Page 6 of 13

S Vin La -

Cs

Vcs -

Vsa Sa +

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

At the end of this interval Cs voltage reaches Vin, LL current reaches Ip and La current reaches a specific value defined as I2. The converter should be designed so that I2 is greater than Ip to provide zero voltage zero current (ZCZV) switching condition for the main switch turn on as it will be discussed in the next section. Diode D turns off under ZC condition at the end of this interval. Interval 6 [t5-t6]: The body diode of the main switch starts to conduct and this switch can be turned on under ZCZV condition. Therefore, Vin is placed across La and the current of this inductor decreases linearly to Ip. Interval 7 [t6-t7]: La current decreases linearly from Ip to zero and the main switch current increases from zero to Ip. Main switch current equation during this interval is: IS = Vin (t t 7 ) La

Interval 8 [t7-t0+T]: In this interval, the main switch current is constant and equal to IP and the converter behaves like a regular flyback converter when its switch is on. The auxiliary switch is turned on just before turning the main switch on to discharge the snubber capacitor. In other words, the main switch gate signal should be delayed with respect to the auxiliary switch gate signal. Therefore, a regular PWM controller can be employed to provide the PWM signal which is applied to the main and auxiliary switches through a monostable and delay circuit respectively. The schematic of this circuit is shown in Fig. 4.

rP Fo
Vs

(18)

ee
Is Isa

Fig. 1. The proposed ZVT flyback converter.

rR
LL
Da Lm

n:1 I
D

V
D

+
C R

ev

ie
T

w On ly

Page 7 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Vg

Vga

IS

0
Vin + nV0 Vin + nV0 + Z0 I P

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo
VS
0

I Sa

IP

ee rR
t 0 t1 t2 Vin

nV0 + Z 0 I p

VSa

ev

nI P

ID

Vin n + V0

ie w

VD
0

On

VCs

t3 t 4 t 5 t 6

Fig. 2. Main theoretical waveforms of the proposed converter.

ly
t7

International Journal of Electronics

Page 8 of 13

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

LL
Da Vin Cs

.
Lm

n:1
C R
Vin

LL
Da

.
Lm

n:1
D C R

.
T

.
Cs

(a) [t0-t1]
LL
n:1
D C R

(b) [t1-t2]
LL
n:1
D C R

.
Lm Vin La Cs

rP Fo
Lm

Vin

.
T

.
T

Sa

(c) [t2-t3]
LL

(d) [t3-t4]
n:1
LL
C R
Da Vin La

ee
.
D

Da Vin La Cs

Lm

.
Lm

n:1
C R

rR
.
C R

.
T

Sa

Sa

ev ie
n:1
S

(e) [t4-t5]
LL
S Vin La Da

(f) [t5-t6]
LL
n:1
C R

.
Lm

.
Lm

.
T

Vin

.
T

On

Sa

(g) [t6-t7]

(h) [t7-t0+T]

ly
auxiliary switch

Fig. 3. Equivalent circuit for each operating interval.


buffer &

monostable output pulse of regular PWM controller delay

gate driver

buffer & gate driver

main switch

Fig.4. Schematic of converter controller.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

Page 9 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

3- Design procedure
The basic flyback converter is designed like any flyback converter [15]. In order to obtain the values for auxiliary circuit elements, it is very difficult to exactly solve equations (13) to (15). To simplify the converter design it can be assumed that LL value is small and its effect can be neglected and then this assumption is justified. At this condition, when the main switch is turned off, the snubber capacitor is discharged to nV0 instead of V1. Furthermore, when auxiliary switch is turned on, the auxiliary diode Da conducts and the transformer primary side voltage (nV0) is placed across La. Thus, the La current linearly increases to Ip and diode D current reduces to zero. Then a resonance starts between La and Cs and Cs voltage increases to nV0. Therefore, in order to achieve ZV condition for switch turn on, nV0 should be greater or equal to Vin. When the effect of LL is not neglected, at the main switch turn off, this inductor will overcharge Cs up to V1 instead of nV0 and an additional energy will be stored in Cs. This additional stored energy in Cs is transferred to LL again by turning Sa on and increases LL current to Ip in the fifth interval. Therefore, the effect of LL in designing auxiliary circuit elements is not significant and can be ignored. Thus, the converter operates as discussed when nV0 is greater or equal to Vin. Selection of Cs depends on the main switch speed and converter delivering power. This capacitor can be designed like any other snubber capacitor [15]. However, for flyback converter this capacitor must be overdesigned to limit the additional voltage stress due to the transformer leakage inductance. This additional voltage stress is equal to Z0Ip which is expressed in the previous section. In an Ideal flyback converter, the voltage stress of main switch is Vin+nV0 and the main switch is selected according to this voltage stress. By measuring the transformer leakage inductance and considering Z0Ip is small with respect to Vin+nV0, the value of Cs can be calculated. The above performed analysis without LL shows that the auxiliary switch maximum current is approximately equal to Ip+(nV0/Z1). Thus, when La is increased, the auxiliary switch current peak is decreased. However, this will increase the duration of fifth interval which limits the converter maximum duty cycle. Therefore, there is a trade off between converter maximum duty cycle and the auxiliary switch current peak when selecting La. Also, La is the turn on snubber of the auxiliary switch and its role as the snubber inductor forces its minimum value which can be calculated like any other snubber [15]. For decreasing the auxiliary switch current peak, the value of this inductor can be overdesigned if necessary.

4- Simulation results and design example

The converter is designed for 75V input voltage and 38V output voltage. The converter output power is 72W and its switching frequency is 100KHz. According to the theoretical analysis, nV0 should be greater or equal to Vin and thus n should be greater or equal to 1.97. The value of 2 is selected for n. The transformer magnetizing inductance in the primary side is calculated as 400uH according to its current ripple [15]. The transformer is designed and implemented. The measured value of leakage inductance is 4uH. Therefore, in order to limit the voltage stress of the main switch to 180V, a 22nF capacitor is selected for Cs. Also, a 4uH inductor is selected for La to guarantee the achieved zero current switching condition for the auxiliary switch. The circuit is simulated with PSPICE software as shown in Fig. 5. The simulation results of the main switch for 72W output power and also 25W output power are illustrated in Fig.6. A passive snubber with 22nF capacitor provides soft switching and limits the additional voltage stress across the main switch. However, the energy of this capacitor will be dissipated in a resistor. Therefore, employing a passive snubber with similar function instead of the proposed auxiliary circuit would waste approximately 28W. Also, a passive clamp can be used instead of the passive snubber which would only clamp the voltage across the switch and can not provide ZV condition at turn off instant. The losses of this passive clamp are approximately 8W.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee

rR

ev

ie

w On ly

International Journal of Electronics

Page 10 of 13

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

K K1 K_L1,l2 COUPLING = .995

IRF640
MUR460
1 2

1 L1

2 L2

MUR860

400uH
2 1

100uH
0

20u

19

75Vdc

TD = 0 TF = .1u PW = 3.95u PER = 10u V1 = 0 TR = .1u V2 = 10

4uH
MUR460

22n

IRF640
0

TD = 9u TF = .1u PW = 2u PER = 10u V1 = 0 TR = .1u V2 = 10

rP Fo

Fig. 5. Schematic of converter for simulating in PSPICE.

200

100

ee rR
1.971ms 1.972ms 1.973ms Time 1.974ms 1.975ms 1.976ms 1.977ms 1.978ms

-100 1.968ms 1.969ms 1.970ms ID(M1)*10 V(M1:d,D5:2)

(a)

ev

200

ie

100

On

-100 1.978ms 1.979ms 1.980ms ID(M1)*10 V(M1:d,V2:-)

1.981ms

1.982ms

1.983ms Time

1.984ms

1.985ms

1.986ms

1.987ms

1.988ms

(b) Fig. 6. Main switch voltage (broken line) and current (continuous line) (a) at 72W output power (b) at 25W output power (Voltage scale 100V/div, current scale 10A/div and time scale 1us/div).

ly

5- Experimental results
The experimental results of prototype converter are presented in Fig. 7. The parameters and semiconductor devices of the prototype converter are the same as the simulated converter. Fig. 7(a) illustrates the achieved ZV condition for the main switch. Before turning the main switch on, its output capacitor is discharged and when the main switch turns off, its voltage increases linearly. Since the main switch voltage rise time is much more than the switch turn off time, zero voltage switching is achieved. Therefore, this switch is turned on and off under zero voltage switching condition. Fig. 7(b) shows ZC switching condition attained for auxiliary switch. When the switch turns on, its voltage becomes zero and then its current increases in a resonant fashion. Also, its
URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

Page 11 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

current becomes zero before turning this switch off. The provided Soft switching condition for main diode is presented in Fig. 7(c). The experimental results justify the theoretical analysis. The converter efficiency curve versus output power in comparison to hard switching counterpart is shown in Fig. 8. For the hard switching converter, passive clamp is applied to limit the switch voltage stress.

Fig. 7. In all waveforms voltage is top waveform and current is bottom waveform of (a) Main switch (vertical scale is 50V/div or 2A/div and time scale is 1us/div) (b) Auxiliary switch (vertical scale is 50V/div or 5A/div and time scale is 1us/div) (c) Rectifying diode D (vertical scale is 50V/div or 5A/div and time scale is 1us/div).

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo ee

(a)

rR ev ie w On ly
(c) (b)

International Journal of Electronics

Page 12 of 13

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

91 89

efficiency (%)

87 85 83 81 79 77 25 50 output power (W) 75

Fig. 8. Efficiency of ZVT flyback converter (continues line) in comparison with regular flyback converter (broken line).

5- Conclusions

In this paper, a new zero voltage transition PWM flyback converter is introduced. The converter employs a simple zero current switching auxiliary circuit which provides zero voltage switching condition for the main switch. In this converter there is no additional voltage and current stress on the main switch and the voltage and current rating of the auxiliary switch is low. Furthermore, the soft switching condition is attained for a wide load range and the converter is PWM controlled. Thus, the control is simple and conventional PWM controllers can be employed. Also, the proposed auxiliary circuit recovers the leakage inductance energy. The proposed converter is analyzed and the design considerations are discussed. A design example is presented and the experimental results of the prototype converter confirm the theoretical analysis.

6- References
[1]

S.J. Jeon, and G.H. Cho, A primary-side-assisted zero-voltage and zero-current switching DC-Dc converter, International Journal of Electronics, 89, PP. 77-89, 2002. [2] H.C. Choi, and H.B. Shin, A new soft-switched PWM boost converter with a lossless auxiliary circuit, International Journal of Electronics, 93, PP. 805-817, 2006. [3] S. Arulselvi, and G. Uma, Design and implementation of CF-ZVS-QRC using analog resonant controller UC3861, International Journal of Electronics, 94, PP. 55-73, 2007. [4] H.C. Choi, A novel buck converter with switching transition, International Journal of Electronics, 89, PP. 221-232, 2002. [5] B.R. Lin, Y.J. Huang, J.J. Lin, Analysis of ZVS PWM active clamp isolated converter with secondary voltage step up, International Journal of Electronics, 96, PP. 977-988, 2009. [6] B.R. Lin, J.J. Chen, H.K. Chiang, Analysis of a new ZVS converter with output voltage doubler, International Journal of Electronics, 96, PP. 1057-1070, 2009. [7] Y. Xi, P.K. Jain, G. Joos, and Y.F. Liu, An improved zero voltage switching flyback converter topology, IEEE Power Electronics Specialists Conf., pp. 923-929, May 1998. [8] E. Adib, and H. Farzanehfard, New zero voltage transition PWM converters, IEEE ICIT Conf., PP. 801,806, 2006. [9] C.M. Wang, C.H. Su, and C.H. Yang, ZVS-PWM flyback converter with a simple auxiliary circuit, IEE Proceedings Electric Power Applications, 153, pp. 116-122, 2006.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee

rR

ev

ie

On

ly

Page 13 of 13

International Journal of Electronics

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

[10] E. Adib, and H. Farzanehfard, Family of isolated zero-voltage transition PWM converters, IET Power Electronics, 1, pp. 144-153, 2008. [11] B.R. Lin, H.K. Chiang, K.C. Chen, D. Wang, Analysis, design and implementation of active clamp flyback converter, IEEE PEDS Conference, pp. 424-429, 2005. [12] E. Adib, and H. Farzanehfard, Family of zero-current transition PWM converters, IEEE Transactions on Industrial Electronics, 55, pp. 3055-3063, 2008. [13] E. Adib, and H. Farzanehfard, Family of soft switching PWM converters with current sharing in switches, IEEE Transactions on Power Electronics, 24, pp. 979-985, 2009. [14] E. Adib, and H. Farzanehfard, Family of isolated zero current transition PWM converters, Journal of Power Electronics, 9, pp. 156-163, 2009. [15] A.I. Pressman, Switching Power Supply Design, McGraw-Hill Publication, Second edition, 1998.

URL: http:/mc.manuscriptcentral.com/intjelectron Email: ijeditor@leeds.ac.uk

rP Fo

ee rR ev ie w On ly

You might also like