Professional Documents
Culture Documents
Node B
Logical Node controlling transmission and reception from one or more cells
Uu Interface Iu Interface
Interface between UE and Node B Interface between CN and RNS Interface between one RNS and another RNS Interface between RNC and Node B
Iur Interface
Iub Interface
UTRAN Model
CTRL
L3
CTRL
L3
L2 L2
RLC
Logical channels
- grouped by information content - User Data - Control and signaling
RLC
L2 L2
Transport channels
- grouped by method of transport
L1
L1
Physical channels
UE
Physical Channels Distinguished by: - RF Frequency - Channelization Code - Spreading Code - Modulation (I/Q) Phase (uplink) - Timeslot (TDD mode)
UTRAN
FEC encoding/decoding of transport channels Error detection on transport channels and indication to higher layers Rate matching of coded transport channels to physical channels Power weighting and combining of physical channels Closed-loop power control Modulation/demodulation and spreading/de-spreading of physical channels Multiplexing/de-multiplexing of coded composite transport channels Mapping of transport channels on physical channels Macrodiversity distribution/combining
Operational Functions
Cell search functions Synchronization (chip, bit, slot, and frame synchronization) Soft Handover support Radio characteristics measurements including FER, SIR, Interference Power, etc., and indication to higher layers Uplink timing advance (TDD mode)
PRACH - Physical Random Access Channel AICH - Acquisition Indicator Channel PCPCH Physical Common Packet Channel AP-AICH - Access Preamble Acquisition Indicator Channel CD/CA-AICH -Collision Detection/Ch.Assignment Indicator Ch. CSICH - CPCH Status Indicator Channel Dedicated Connection Channels DPDCH - Dedicated Physical Data Channel DPCCH - Dedicated Physical Control Channel PDSCH - Physical Downlink Shared Channel
Synchronization Codes
Primary Sync. Code:
Secondary Sync. Codes: Group of 256-bit codes Helps UE achieve Frame Synchronization
Pilot Codes
A full-time common Pilot (CPICH) provides coherent reference for UE receiver Pilot data bits are embedded into each timeslot of the Dedicated Data Channel
Sync Codes(*)
PSC
BCCH Broadcast Control Ch. PCCH Paging Control Ch. CCCH Common Control Ch. CTCH Common Traffic Ch. DCCH Dedicated Control Ch. DTCH Dedicated Traffic Ch. 1
GP SSCi
S-CCPCH Secondary Common Control Physical Ch. FACH Forward Access Ch. Data Encoding CCTrCH DCH Dedicated Ch. DCH Dedicated Ch. Data Encoding Data Encoding M U X DPCH (Dedicated Physical Channel) One per UE
S/P Cch
Gain
GS
Cell-specific Scrambling Code DPDCH (one or more per UE) Dedicated Physical Data Ch. M U X
Downlink RF Out
S/P Cch
Gain
I+jQ
Data Encoding Pilot, TPC, TFCI bits DPCCH (one per UE) Dedicated Physical Control Ch. PDSCH Physical Downlink Shared Channel AICH (Acquisition Indicator Channel) PICH (Paging Indicator Channel ) AP-AICH (Access Preamble Indicator Channel ) CSICH (CPCH Status Indicator Channel ) CD/CA-ICH (Collision Detection/Channel Assignment ) S/P Cch
Gain
Filter Filter
I/Q Modulator
Data Encoding
* Note regarding P-CCPCH and SCH Sync Codes are transmitted only in bits 0-255 of each timeslot; P-CCPCH transmits only during the remaining bits of each timeslot
Access Indication data Paging Indication bits Access Preamble Indication bits CPCH Status Indication bits CPCH Status Indication bits
S/P S/P S/P S/P S/P Cch Cch Cch Cch Cch
Gain
Gain
Gain
Gain
Gain
10
11
12
13
14
If transmit diversity is used, then the pilot symbols are as shown for each antenna: Antenna 1 Symbols
Antenna 2 Symbols
-A -A
Slot 14
-A
-A -A
-A -A
-A -A
-A -A
-A
Slot 0
Slot 1
SCH
256 Chips
BCH
2304 Chips
PSC SSCi
10
11
12
13
14
0, 2, or 8 bits
20 to 1256 bits
0, 8, or 16 bits
TFCI or DTX
Data
Pilot
10
11
12
13
14
Data 1
TPC
TFCI
Data 2
Pilot
10
11
12
13
14
The DPDCH carries user traffic, layer 22overhead bits, and layer 33signaling data. The DPDCH carries user traffic, layer overhead bits, and layer signaling data. The DPCCH carries layer 11control bits: Pilot, TPC, and TFCI The DPCCH carries layer control bits: Pilot, TPC, and TFCI Downlink Closed-Loop Power Control steps of 11dB, 0.5 dB Downlink Closed-Loop Power Control steps of dB, 0.5 dB
Notes: 1) Zero-TFCI slot formats are used when there is only one data service on the DCH. 2) Slot formats A and B are used during compressed mode operation
16 16 8 8 8 4 4 4
8 8 16 8 8 16 8 8
16 16 32 16 16 32 16 16
244
CRC16
Tail 8
Add Tail bits Conv. Coding R=1/3 Rate matching 1st interleaving
Data from second 244-bit packet
#2 344
#1 344
#2 344
#4 76
76
344 420
28 28 28 28 12 12 12 12
76
344 420
76
344 420
76
28 12
28 28 28 28 12 12 12 12
28 12
28 28 28 28 12 12 12 12
28 12
10
11
12
13
14
Notes: Notes: The PDSCH has no embedded Pilot, TFCI, or TPC. Therefore, it must always be associated with an active DPCCH. The PDSCH has no embedded Pilot, TFCI, or TPC. Therefore, it must always be associated with an active DPCCH. The associated DPCCH provides the necessary Pilot, TFCI, and TPC bits for the PDSCH. The associated DPCCH provides the necessary Pilot, TFCI, and TPC bits for the PDSCH. The PDSCH can change its spreading ratio every frame, as indicated by the TFCI on the DPCCH The PDSCH can change its spreading ratio every frame, as indicated by the TFCI on the DPCCH Any orthogonal code under the PDSCH Root Channelization Code may be utilized Any orthogonal code under the PDSCH Root Channelization Code may be utilized Multiple PDSCHs may be assigned to one UE Multiple PDSCHs may be assigned to one UE
CRC Algorithms
0, 8, 12, 16, or 24 parity bits (determined by upper layers) g(CRC24) = D24 + D23 + D6 + D5 + D + 1 g(CRC16) = D16 + D12 + D5 + 1 g(CRC12) = D12 + D11 + D3 + D2 + D + 1 g(CRC8) = D8 + D7 + D4 + D3 + D + 1
Transport Channel
BCH PCH RACH
Coding Method
Convolutional Coding Convolutional Coding Convolutional Coding No Coding
Coder Rate
1/2 1/2 1/2
G0 = 5618 , G1 = 7538 D D D D D D
2:1 MUX
Data Out
G0 = 5578 , G1 = 6638 D D D
G2 = 7118 D D D
3:1 MUX
Data Out
Interleaving
Interleaving
1st-Stage Interleaver
Performed prior to service multiplexing Interleaving depth of 1, 2, 4, or 8 columns
2nd-Stage Interleaver
Performed after service multiplexing Interleaving depth of 30 columns
Interleaving
Interleaving
Before Interleaving
(K blocks containing (R x C) bits each)
0, 1, 2, 3, - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - , (RC - 1) 0 1 C+1 (R-1)(C+1) C1 ------m C+m (R-1)(C+m) Cm ------C-1 2C-1 RC-1 CC-1
C (R-1)C
C0
m C+m (R-1)(C+m) Cm
1 C+1 (R-1)(C+1) C1
Interleaving
Interleaver Columns Permutations (1st and 2nd Interleavers)
Interleaving Span 10 mSec 20 mSec 1st 40 mSec 80 mSec 4 8 {0213} {04261537}
{ 0, 20 ,10, 5, 15, 25, 3, 13, 23, 8, 18, 28, 1, 11, 21, 6, 16, 26, 4, 14, 24, 19, 9, 29, 12, 2, 7, 22, 27, 17 }
Interleaver
2nd
10 mSec
30
P-CCPCH (Broadcast Channel) always uses Code C256,1 S-CCPCH Channelization Code is broadcast over the P-CCPCH Traffic Channel Codes are transmitted over the S-CCPCH
Chd
Gd
Chc Chd
DTCH (packet mode) Dedicated Traffic Ch. CPCH Common Packet Ch. Data Coding PCPCH Physical Common Packet Ch.
Gc Gd
UE Scrambling Code
Uplink RF Out
Chc
Chd,1 Gd
Gc
I+jQ
Filter Filter
I/Q Mod.
CCTrCH DCCH Dedicated Control Ch. DTCH Dedicated Traffic Ch. 1 DCH Dedicated Ch. DCH Dedicated Ch. Data Encoding Data Encoding
DPDCH #1 Dedicated Physical Data Ch. DPDCH #3 (optional) Dedicated Physical Data Ch.
Chd,3
Gd
Chd,5
Gd
M U X
DPDCH #5 (optional) Dedicated Physical Data Ch. DPDCH #2 (optional) Dedicated Physical Data Ch. DPDCH #4 (optional) Dedicated Physical Data Ch. DPDCH #6 (optional) Dedicated Physical Data Ch.
Chd,2
Gd
Chd,4
Gd
Data Encoding
Chd,6
Gd
Q
j
Chc
Gd
Uplink DPDCH/DPCCH
Uplink DPDCH/DPCCH
Dedicated Physical Data Channel (DPDCH) Slot (0.666 mSec) Coded Data, 10 x 2^k bits, k=06 (10 to 640 bits)
I
FBI TPC
Dedicated Physical Control Channel (DPCCH) Slot (0.666 mSec) Pilot TFCI
10
11
12
13
14
15
96
CRC 16
Tail 8
Add Tail bits Conv. Coding R=1/3 1st interleaving Frame Segmentation
Data from second 244-bit packet
90
#2a 490
#1b 490
#2b 490
110
110
110
110
110
490 600
110
490 600
110
490 600
110
40
40 40 40 40
40
40 40 40 40
40
40 40 40 40
40
60 kbps DPDCH
DPCCH
I Cscr
Clong 2,n
Y
Decimate 1:2
Note: c2 (quadrature component) is a 16,777,232 chip delayed version of the code, c1 Code n is created using a 24-bit key [n0 ... n23] for the initial conditions: xn(0) = n0
;
Note: Note: Short (256) Scrambling Codes may be used in place of the Short (256) Scrambling Codes may be used in place of the long scrambling codes. This is to support operation of long scrambling codes. This is to support operation of advanced BS receivers (e.g., multi-user detection receivers). advanced BS receivers (e.g., multi-user detection receivers). See TS25.213 Section 4.3.2 See TS25.213 Section 4.3.2