Professional Documents
Culture Documents
Copyright UMC, 2007 All information contained herein is subject to change without prior notice. No liability shall be incurred from its use or application.
UMC Confidential
Revision History
Version 1.0 1.1 Date 2007/05/16 2007/08/09 Initial Release Revised chapter 1-2 typo on page 20 Description
UMC Confidential
Table of Contents
Preface...................................................................................................................................... 4 Setting Up Your Design Environment .................................................................................... 6
UMC Confidential
Preface
Under the design environment of foundtry design kit (FDK), the technology file and a fair amount of custom SKILL code have been integrated. FDK contains useful information for analog/mixed-mode, RF, and full-custom CMOS IC designs by the UMC fabrication. It includes the layer definitions (e.g., colors, patterns, etc.), the parasitic capacitances, layout PCells, SPICE simulation parameters, Calibre/Assura rules for design rules check (DRC), RCL extraction (including resistance, capacitance, and inductance), layout verus schematic (LVS) verification, and various enhancement of graphic user interface (GUI). This environment is named as UMC Foundry Design Kit (UMC FDK).
Contents of FDK
Types Cell View Descriptions auCdl, auLvs, hspiceS/D, ivpcell, layout (PCell), spectre, symbol DRC rule file Assura, Calibre; LVS rule file Assura, Calibre; ERC rule support Assura, Calibre; RLC extraction Assura RCX, XRC; Technology File Virtuoso, Virtuoso XL; ICC File Virtuoso XL. Spectre, HSpice CallBack re-trigger, Alphabet Generator User Guide, Application Note, and Release Note
Technology File
UMC Confidential
Benefits
FDK
1. Provide a total solution about Logic/ Mixed Mode/RF/CMOS Image Sensor/ High Voltage technology for circuit designer 2. Huge enhance productivity
Schematic Entry
1. Symbol Call-back Function 2. Component Description File
Presimulation
1. Simulation Environment 2. SPICE Model 3. Netlist Views 4.Netlist Procedure
Postsimulation
To ease the introduction of the FDK design flow, a simple design is used as an example to go through the whole design flow based on the FDK technology. This user guide aims at learning how to run the EDA tools with FDK on your workstation, starting from the schematic capture, the physical verification, and ending at the post-layout simulation. Note that this user guide does not focus on the complete tool usage. For more detailed usage of the related tools, please contact the EDA vendors.
UMC Confidential
1. Set up the working directory First, you need to create a working directory in your personal computer. To do this, type: cd ~ mkdir myDesignDir (e.g.) 2. Choose the working environment for CADENCE Before you start your new design, you need to perform the following steps. (1) Go to the directory of myDesignDir by typing: cd myDesignDir (2) Create setup files (.simrc, cds.lib, display.drf) in the directory by typing: cp /fdkInstallPath/.simrc ./.simrc cp /fdkInstallPath/cds.lib ./cds.lib cp /fdkInstallPath/display.drf ./display.drf
(3) Modify the cds.lib files in the directory. The original cds.lib contents: DEFINE cdsDefTechLib $CDS_INST_DIR/tools/dfII/etc/cdsDefTechLib DEFINE basic $CDS_INST_DIR/tools/dfII/etc/cdslib/basic DEFINE analogLib $CDS_INST_DIR/tools/dfII/etc/cdslib/artist/analogLib DEFINE umc90nm ./umc90nm
UMC Confidential
The new cds.lib contents: DEFINE cdsDefTechLib $CDS_INST_DIR/tools/dfII/etc/cdsDefTechLib DEFINE basic $CDS_INST_DIR/tools/dfII/etc/cdslib/basic DEFINE analogLib $CDS_INST_DIR/tools/dfII/etc/cdslib/artist/analogLib DEFINE umc90nm ./umc90nm INCLUDE /fdkInstallPath/cds.lib (The 4th line, DEFINE umc90nm ./umc90nm, needs to be modified to INCLUDE /fdkInstallPath/cds.lib.) After you complete the above-mentioned modification of the new cds.lib, save this cds.lib file. (4) Contact your CAD team and create a configuration file (.cshrc) in your working directory by typing: cp /yourCadTeam/.cshrc ./myCshrc Type ls -a in your working directory, and you will see the files that have been copied there. Add the analog design environment setting in myCshrc by typing: setenv CDS_Netlisting_Mode Analog (5) To use UMC FDK, you need to re-source it in the current terminal window. Type: source myCshrc Several ways can be applied to start the new design with UMC FDK depending on which features are needed.
We will use icfb which is for front-end to back-end design. For starters, type the following command in your working directory: icfb& If you want to quit CADENCE, select File and Exit in the command interface window (CIW). Then, a message window will appear to confirm your command. Select OK to exit.
UMC Confidential
UMC Confidential
UMC Confidential
2. Key in a library name, as shown in Figure 1-3(a). Then, choose Attach to an existing techfile, as shown in Figure 1-3(b).
UMC Confidential
10
4. Click on OK. Now, the new library of this particular case, MyDesignLib, should be shown in your Library Manager, as shown in Figure 1-4.
UMC Confidential
11
Figure 1-5. Create a new cell view 3. Click on OK. A blank Composer-Schematic window will appear.
UMC Confidential
12
(Figure 1-6(a)). Click on Browse, the Library Browser window will appear (Figure 1-6(b)).
UMC Confidential
13
2.
To select transistors, click on N_10_SP for the NMOS transistors and P_10_SP for the PMOS transistors. You should have the Add Instance window like the one shown in Figure 1-7.
UMC Confidential
14
3.
Repeat Step 2 to get power VDD and ground bus by a click on Supply_Nets in Component Browser. The components in Supply_Nets are actually global signals. The pin names for global signals are automatically given. If you make a mistake and need to exit from the Add Instance window, press the Esc key. By now, you should have the schematic as illustrated in Figure 1-8.
UMC Confidential
15
Click the left mouse button on the starting point, and click the left mouse button again on the desired transition points. If you want to end adding wires, double click the left mouse button.
After wiring, you need to create pins for input and output nodes, as indicated in the following steps. 1. 2. From the Composer-Schematic window, select Add Pin. Then, an Add Pin form appears.
Create the Pin Names (e.g., A Y, A X, X Y, etc.), and ensure the Direction is input, as shown in Figure1-9.
UMC Confidential
16
3. 4.
Move the cursor to the Schematic window. Then, click the left mouse button to place pin A. Move the cursor back to the Add Pin form, and change Direction from input to output. Then, repeat the Step 3.
5. 6.
The completed schematic view of an inverter will be similar to the one illustrated in Figure 1-10. Remember to save the file by selecting Design Check and Save in the Composer-Schematic window.
UMC Confidential
17
Figure 1-11. Create a symbol Then, the Symbol Editing window will appear. It allows you to draw any kind of shape to represent you logic gate.
UMC Confidential
18
To import a symbol, please perform the following steps. 1. In the Symbol Editing window, select Add Import Symbol. This brings out the Import Symbol form.
Click on Browse, and select inverter in the sample library. The form should be the same as Figure 1-12.
Figure 1-12. Import Symbol 2. The symbol will be automatically generated in the Symbol Editing window as shown in Figure 1-13.
Figure 1-13. The inverter symbol 3. Remember to save the file by selecting Design Check and Save in the Symbol Editing window.
UMC Confidential
19
UMC Confidential
20
UMC Confidential
21
Press the Esc key to exit from the Add Instance Mode, and connect them in wires, as shown in Figure 1-15.
UMC Confidential
22
Figure 1-16. Virtuoso Analog Design Environment 2. In the Virtuoso Analog Design Environment window, select Setup Simulator/Directory/Host. The
Choosing Simulator/Directory/Host window will appear (Figure 1-17). Ensure that the simulator is set to spectre and click on OK.
23
3.
Path window will appear. Check the model directories and you will have the same window as Figure 1-18.
4.
In the Virtuoso Analog Design Environment window, select Analyses form as indicated in Figure 1-19.
UMC Confidential
24
5.
To Be Plotted
Select On
Schematic. Then, go back to the schematic and click on the wires of the inverter input and output. The wires should be selected (Figure 1-20(a)).
UMC Confidential
25
Press the Esc key to exit from the Selection Mode. The signals should be added in the outputs window, (Figure 1-20(b)).
UMC Confidential
26
6.
In the Virtuoso Analog Design Environment window, select Simulation simulation will appear in Waveform Window (Figure 1-21).
7.
Remember to save your simulation conditions by selecting Session Analog Design Environment window.
Save State
OK in the Virtuoso
UMC Confidential
27
2.
Create a variable that named sigma and set its value to 3, as shown in Figure 1-23.
UMC Confidential
28
3.
Select Tools
Monte Carlo
4.
Complete Analysis Setup (Figure 1-25(a)) and run the Monte Carlo simulation (Figure 1-25(b)).
UMC Confidential
29
5.
UMC Confidential
30
The schematic-driven layout in the Virtuoso XL Environment can be used to obtain the maximum leverage from FDK. This flow will produce a correct design layout.
The CADENCE chip assembly router (CCAR) can be employed to perform the interconnection of the layout. The CCAR rule file for the target process is provided with the FDK.
Notes: a. Skilled PCell source code is not included in the FDK. b. Abutment is currently supported only for MOS transistors. In addition, abutment works only on the schematic-driven layouts.
UMC Confidential
31
To start your layout with Virtuoso, please perform the following steps. 1. 2. Open the schematic view of your design. In the Schematic window, select Tools Design Synthesis Layout XL, as shown in Figure 2-1.
UMC Confidential
32
3.
window will appear (Figure 2-2(a)). Then, users need to set up the options in Layout Generation, I/O Pins, and Boundary.
33
Click on OK. A layout window including transistors and I/O pins will appear (Figure 2-2(b)).
Figure 2-2(b). I/O pins and devices generated in the layout window
UMC Confidential
34
4.
Place the N_10_SP and P_10_SP in the layout view. Then, add M1_NWELL, M1_SUB, and power rails. Meanwhile, create the source, drain, gate, and body pickups, and then add the labels. The final layout is shown in Figure 2-3.
Figure 2-3. Complete the layout and add the TEXT to the pin
35
36
2.
Fill in the Run Directory, and then select the desired options in Technology and Rule Set (Figure 3-2) in the Run Assura DRC window. You can also set the Assura DRC switches and other parameters, if needed.
Figure 3-2. Run Assura DRC window 3. Click on OK to run the Assura DRC. You may have the DRC violations as shown in Figure 3-3; however, these violations can be waived here.
37
UMC Confidential
38
2.
Fill in the Run Directory, and then select the desired options in Technology and Rule Set (Figure 3-5) in the Run Assura LVS window. You can also set the Assura LVS switches and other parameters, if needed.
Figure 3-5. Run Assura LVS window 3. Click on OK to run the Assura LVS and the result is shown in Figure 3-6.
UMC Confidential
39
2.
UMC Confidential
40
3.
In the Setup folder of the Assura Parastic Extraction Run Form window, select Output View (Figure 3-8).
Extracted
4.
In the Extraction folder of the Assura RCX window, select the Extraction Mode and click on Apply.
UMC Confidential
41
5.
After the RC extraction is completed, a new view (av_extracted view, Figure 3-9) which contains not only the original components but also the parasitic devices will be generated and can be then used for the postlayout simulation.
UMC Confidential
42
UMC Confidential
43
2.
Select the top cell name to your design, and ensure that the Netlisting Mode is Analog, then fill in the output file name of the netlist.
3.
If the source_added file (empty sub-circuit file) is provided along with the LVS file, you have to attach this file to the output netlist file (obtained from Step 2), as shown in Figure 3-11.
UMC Confidential
44
4.
UMC Confidential
45
UMC Confidential
46
Figure 3-14. Edit Assura DRC RSF file 2. Run the Assura DRC checking in UNIX and check the results. %asssura drc.rsf 3. If the GDS is not DRC clean, you have to go back to fix your layout and re-stream out the GDS for the DRC checking.
UMC Confidential
47
UMC Confidential
48
2.
Run the Assura LVS checking in UNIX and check the results. %asssura lvs.rsf
3.
If the GDS is not LVS clean, you have to go back to fix your layout and re-stream out the GDS for the LVS checking.
UMC Confidential
49
Interactive DRC window, and click on Cancel or specify your runset file here (Figure 3-17). Then, specify the Calibre DRC Rules File and the Calibre DRC Run Directory (Figure 3-18).
UMC Confidential
50
UMC Confidential
51
Figure 3-18. Specify Calibre DRC Rules File and Calibre DRC Run Directory
UMC Confidential
52
2.
Specify the Top Cell in the Calibre Interactive DRC window (Figure 3-19). If you need to change some DRC switches, you have to edit the Calibre DRC file first.
UMC Confidential
53
3.
You can see those rules running fast in the Calibre Interactive DRC window (Figure 3-20). Finally, you may have Calibre DRC RVE and DRC Summary Report with the DRC violations as indicated in Figures 3-21 and 3-22; however, these violations can be waived here.
UMC Confidential
54
UMC Confidential
55
After your inverter is laid out without the DRC violations, it is time to run Layout Versus Schematic (LVS) to ensure that the layout is consistent with the schematic.
UMC Confidential
56
Interactive LVS window, and click on Cancel or specify your runset file here (Figure 3-24). Then, specify the Calibre LVS Rules File and the Calibre LVS Run Directory (Figure 3-25).
UMC Confidential
57
UMC Confidential
58
Figure 3-25. Specify Calibre LVS Rules File and Calibre LVS Run Directory
2.
Specify the Top cell in the Calibre Interactive LVS window. If you need to change some LVS switches, you have to edit the Calibre LVS file first.
UMC Confidential
59
3.
You can see those rules running fast in the Calibre Interactive DRC window (Figure 3-26). Finally, you may have Calibre LVS RVE and LVS Report File as indicated in Figure 3-27.
UMC Confidential
60
Interactive PEX window, and click on Cancel or specify your runset file here. Then, specify the Calibre LPE Rules File and the Calibre PEX Run Directory (Figure 3-29).
UMC Confidential
61
Figure 3-29. Specify Calibre PEX Rules File and Calibre PEX Run Directory
UMC Confidential
62
2.
In the Netlist folder, drop down the Format list and select CALIBREVIEW, as shown in Figure 3-30.
UMC Confidential
63
3.
Click on Run PEX. After the extraction run is completed, the Calibre View Setup window will appear (Figure 3-31). Specify the Cellmap File and Click on OK in the Calibre View Setup window to create the calibre view. This will generate a CADENCE schematic that contains both the intentional and parasitic devices. Generating an extracted view makes it easier to do re-simulation within the CADENCE ADE Environment. The generated calibre view is shown in Figure 3-32.
UMC Confidential
64
UMC Confidential
65
Edit the Calibre DRC file, and specify the GDS file name and the top cell name (Figure 3-33). Check the switches in the file and correctly set these switches when necessary. Run Calibre DRC in UNIX and check the DRC results.
UMC Confidential
66
Edit the Calibre LVS file, and specify the GDS file name, the top cell name, and the CDL netlist file (Figure 3-34). Check the switches in the file and correctly set these switches when necessary. Run Calibre LVS in UNIX and check the LVS results.
UMC Confidential
67
Edit the Calibre RC file, and specify the GDS file name, the top cell name, and the CDL netlist file (Figure 3-35). Check the switches in the file and correctly set these switches when necessary. Run XRC LPE in UNIX and obtain the extracted netlist.
%calibre xrc phdb calibre.drc %calibre xrc pdb c calibre.drc %calibre xrc fmt c calibre.drc
UMC Confidential
68
UMC Confidential
69
UMC Confidential
70
Figure 4-2. Switch design view to av_extracted view 2. Use either the Virtuoso Analog Design Environment or the Hierarchy Editor to simulate the newly created calibre view (Figure 4-3).
UMC Confidential
71
Figure 4-3. Open the Analog Artist Environment and use the config view of the test fixture for simulation
UMC Confidential 2007/08/09 Ver. 1.1
72
3.
Figure 4-4. The simulation result 4. You can also generate a netlist in the Virtuoso Analog Design Environment (Figure 4-5) and run the simulation in Batch Mode. The available netlist formats are Hspice and Spectre (Figure 4-6).
UMC Confidential
73
UMC Confidential
74
UMC Confidential
75