Professional Documents
Culture Documents
, LTD CD4069
INVERTER CIRCUIT
DESCRIPTION
The UTC CD4069 is a CMOS IC with six inverter circuits and designed for using of wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times. The IC is capable of ESD protection by diode clamps to VDD and VSS.
CMOS IC
SOP-14
FEATURES
* Wide supply voltage range: 3.0V ~ 15V. * High noise immunity: 0.45 VDD typ. * Low Power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS.
DIP-14
ORDERING INFORMATION
Order Number Normal Lead Free Plating CD4069-D14-T CD4069L-D14-T CD4069-S14-R CD4069L-S14-R CD4069-S14-T CD4069L-S14-T Package DIP-14 SOP-14 SOP-14 Packing Tube Tape Reel Tube
CD4069L-D14-T (1)Packing Type (2)Package Type (3)Lead Plating (1) R: Tape Reel, T: Tube (2) D14: DIP-14, S14: SOP-14 (3) L: Lead Free Plating, Blank: Pb/Sn
1 of 7
QW-R502-020,B
CD4069
PIN CONFIGURATION
CMOS IC
VDD 14 13 12 11 10 9
7 VSS
BLOCK DIAGRAM
2 of 7
QW-R502-020,B
CD4069
ABSOLUTE MAXIMUM RATINGS
PARAMETER DC Supply Voltage Input Voltage Storage Temperature Range SYMBOL VDD VIN TS
CMOS IC
RATINGS UNIT -0.5 ~ +18 V -0.5 ~ VDD +0.5 V -65 ~ +150 DIP-14 700 mW Power Dissipation PD SOP-14 500 mW Junction Temperature TJ 125 Operating Temperature TOPR -20 ~ +85 Storage Temperature TSTG -40 ~ +150 Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
VOL
VOH
VIL
1.0 2.0 3.0 4.0 8.0 12.0 0.44 1.1 3.0 -0.44 -1.1 -3.0
VIH
Low Level Output Current (Note 3) High Level Output Current (Note 3) Input Current
IOL
mA
IOH IIN
mA -0.30 0.30 A
3 of 7
QW-R502-020,B
CD4069
AC ELECTRICAL CHARACTERISTICS(Note 1)
(Ta=25, CL=50pF, RL=200k, tr and tf 20 ns, unless otherwise specified) PARAMETER SYMBOL CONDITIONS VDD=5V Propagation Delay Time from tPHL or tPLH VDD=10V Input to Output VDD=15V VDD=5V Transition Time tTHL or tTLH VDD=10V VDD=15V Average Input Capacitance CIN Any Gate Power Dissipation Capacitance CPD Any Gate (Note 3) Note: 1.AC Parameters are guaranteed by DC correlated testing. 2: IOH and IOL are tested one output at a time. 3: CPD determines the no load AC power consumption of any CMOS device. MIN TYP 50 30 25 80 50 40 6 12
CMOS IC
UNIT ns
ns pF pF
4 of 7
QW-R502-020,B
CD4069
AC TEST CIRCUITS AND SWITCHING TIME WAVEFORMS
CMOS IC
VIN
V OUT C L=50pF
tf
t TLH
5 of 7
QW-R502-020,B
CD4069
TYPICAL CHARACTERISTICS
CMOS IC
Power Dissipation vs Frequency 105 Ta =+125 POWER DISSIPATION FOR OTHER DEVICES IS GIVEN BY P D =(C L+C PD)(V DD )2 C L =50pF V DD =10V 103 C L =15pF VDD =10V C L =15pF VDD =5V CL =50pF V DD =5V 10 10 3
T a=+125 T a=-55
VDD =10V 10
VOUT (V)
V DD =15V
104
V DD =5V 5.0
102
5.0 VIN ( V)
10
15
104
105
106
107
Propagation Delay vs Ambient Temperature 100 VDD =5V SEE AC TEST CIRCUIT
PROPAGATION DELAY (ns)
80
40
60
CL =50pF
30
C L =50pF C L =15pF
40
C L =15pF
20
20
10
-50
-25
25
50
75
100
125
-50
-25
25
50
75
100
125
AMBIENT TEMPERATURE ()
VDD =3V
100
V DD=5V
VDD =10V 50
20
VDD =15V
20
50
100
L
150 (pF)
LOAD CAPACITANCE , C
6 of 7
QW-R502-020,B
CD4069
CMOS IC
UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.
7 of 7
QW-R502-020,B