HDL LAB IVth Sem EC

H.D.L – LAB
For IV Semester B.E

Electronics and Communication Engineering

(As per VTU Syllabus)

Guided By USHA B.S (Asst.prof)

By

POORNIMA.L

HDL MANUAL 1 EC Dept, RNSIT

HDL LAB IVth Sem EC

R.N.SHETTY INSTITUTE OF TECHNOLOGY

Channasandra, Bangalore-560061

HDL
LABORATORY MANUAL
(06ESL48)

DEPARTMENT
OF
ELECTRONICS & COMMUNICATION ENGINEERING
2008

HDL MANUAL 2 EC Dept, RNSIT

HDL LAB IVth Sem EC

INDEX

SL.NO NAME OF THE EXPERIMENT PAGE NO

1 LOGIC GATES 6
2 ADDERS AND SUBTRACTORS 10
3 COMBINATIONAL DESIGNS 14
a.2 TO 4 DECODER
b.8 TO 3 ENCODER
c.8 TO 1 MULTIPLEXER
d.4 BIT BINARY TO GRAY CONVERTER
e. MULTIPLEXER, DE-MULTIPLEXER,
COMPARATOR

4 FULL ADDER(3 MODELING STYLES) 32

5 32 BIT ALU USING THE SCHEMATIC DIAGRAM 37
6 FLIP-FLOPS (SR, D, JK AND T) 40
7 4 BIT BINARY,BCD COUNTERS 45
SYNCHRONOUS & ASYNCHRONOUS COUNTERS
ADDITIONAL EXPERIMENTS
8 RING COUNTER
9 JHONSON COUNTER
INTERFACING
1 DC AND STEPPER MOTOR 48
2 EXTERNAL LIGHT CONTROL 51
3 WAVEFORM GENERATION USING DAC 52
4 SEVEN SEGMENT DISPLAY 56

HDL MANUAL 3 EC Dept, RNSIT

HDL LAB IVth Sem EC

EXPERIMENTS LIST (ACCORDING TO VTU SYLLABUS)

PROGRAMMING (using VHDL and Verilog)

1.Write HDL code to realize all the gates.

2.Write a HDL program for the following combinational designs
a. 2 to 4 decoder
b. 8 to 3 (encoder without priority & with priority)
c. 8 to 1 multiplexer
d. 4 bit binary to gray converter
e. Multiplexer, de-multiplexer, comparator.
3. Write a HDL code to describe the functions of a full adder using three modeling
styles.
4. Write a model for 32 bit ALU using the schematic diagram shown below
A(31:0)

Opcode(3:0)

Enable

• ALU should use the combinational logic to calculate an output based on the four
bit op-code input.
• ALU should pass the result to the out bus when enable line in high, and tri-state
the out bus when the enable line is low.
• ALU should decode the 4 bit op-code according to the given in example below.

OPCODE ALU OPERATION

1. A+B
2. A-B
3. A Complement
4. A*B
5. A AND B
6. A OR B
7. A NAND B
8. A XNOR B

5. Develop the HDL code for the following flip-flop, SR, D, JK, T.
6. Design 4 bit binary , BCD counters (Synchronous reset and asynchronous reset) and
“any sequence” counters

HDL MANUAL 4 EC Dept, RNSIT

HDL LAB IVth Sem EC

INTERFACING (at least four of the following must be covered using VHDL/Verilog)

1. Write HDL code display messenger on the given seven segment display and LCD
and accepting Hex key pad input data.
2. Write HDL code to control speed, direction of DC and stepper motor.
3. Write HDL code to accept 8 channel analog signal, Temperature sensors and
display the data on LC panel or seven segment display
4. Write HDL code to generate different waveforms (Sine, Square, Triangle,
Ramp etc.,)using DAC change the frequency and amplitude.
5. Write H DL code to simulate Elevator operation
6. Write HDL code to control external light using relays.
*******************

HDL MANUAL 5 EC Dept, RNSIT

HDL LAB IVth Sem EC

HDL MANUAL

It is one of most popular software tool used to synthesize VHDL code. This tool
Includes many steps. To make user feel comfortable with the tool the steps are
given below:-
• Double click on Project navigator. (Assumed icon is present on desktop).
• Select NEW PROJECT in FILE MENU.
Enter following details as per your convenience
Project name : sample
Project location : C:\example
Top level module : HDL
• In NEW PROJECT dropdown Dialog box, Choose your appropriate device
specification. Example is given below:
Device family : Spartan2
Device : xc2s200
Package : PQ208
TOP Level Module : HDL
Synthesis Tool : XST
Simulation : Modelsim / others
Generate sim lang : VHDL
• In source window right click on specification, select new source
Enter the following details
Entity: sample
Architecture : Behavioral
Enter the input and output port and modes.
This will create sample.VHDL source file. Click Next and finish the initial Project
preparation.

• Double click on synthesis. If error occurs edit and correct VHDL code.
• Double click on Lunch modelsim (or any equivalent simulator if you are using) for
functional simulation of your design.
• Right click on sample.VHDL in source window, select new source
Select source : Implementation constraints file.
File name : sample
This will create sample. UCF constraints file.
• Double click on Edit constraint (Text) in process window.
Edit and enter pin constraints with syntax:
NET “NETNAME” LOC = “PIN NAME”
• Double click on Implement, which will carry out translate, mapping, place and route
of your design. Also generate program file by double clicking on it, intern which will
create .bit file.
• Connect JTAG cable between your kit and parallel pot of your computer.
• Double click on configure device and select mode in which you want to configure
your device. For ex: select slave serial mode in configuration window and finish
your configuration.
• Right click on device and select ‘program’. Verify your design giving appropriate
inputs and check for the output.
• Also verify the actual working of the circuit using pattern generator & logic
analyzer.

HDL MANUAL 6 EC Dept, RNSIT

HDL LAB IVth Sem EC

EXPERIMENT NO. 1

WRITE HDL CODE TO REALIZE ALL LOGIC GATES

AIM: Simulation and realization of all logic gates.

COMPONENTS REQUIRED: FPGA board, FRC’s, jumper and power supply.

Truth table with symbols

HDL MANUAL 7 EC Dept, RNSIT

HDL LAB IVth Sem EC

Black Box

c
a d
e
f
b LOGIC g
GATES h
i

Truth table Basic gates:

a b c d e f g h i
0 0 0 0 1 1 1 0 1
0 1 0 1 1 1 0 1 0
1 0 0 1 0 1 0 1 0
1 1 1 1 0 0 0 0 1

VHDL CODE VERILOG CODE

library IEEE; module allgate ( a, b, y );
use IEEE.STD_LOGIC_1164.ALL; input a,b;
use IEEE.STD_LOG IC_ARITH.ALL; output [1:6] y;
use IEEE.STD_LOGIC_UNSIGNED.ALL; assign y[1]= a & b;
assign y[2]= a | b,
entity gates is assign y[3]= ~a ,
Port ( a,b : in std_logic; assign y[4]= ~(a & b),
c,d,e,f,g,h,i : out std_logic); assign y[5]= ~(a | b),
end gates; assign y[6]= a ^ b;
endmodule
architecture dataflw of gates is

begin
c<= a and b;
d<= a or b;
e<= not a;
f<= a nand b;
g<= a nor b;
h<= a xor b;
i<= a xnor b;
end dataflw;

Procedure to view output on Model sim

1. After the program is synthesized create a Test bench, load the input.
2. Highlight the tbw file and click onto Modelsim Simulate behavioral model.
3. Now click the waveform and zoom it to view the result.
HDL MANUAL 8 EC Dept, RNSIT
HDL LAB IVth Sem EC

Modelsim Output

Output (c to i)

PROCEDURE TO DOWNLOAD ONTO FPGA

1) Create a UCF(User Constraints File).
2) Click on UCF file and choose assign package pins option as shown in the figure
below.

HDL MANUAL 9 EC Dept, RNSIT

HDL LAB IVth Sem EC

3)Assign the package pins as shown in fig below

3) save the file.

4) Click on the module and choose configure device option.
5) The following icon will be displayed.

HDL MANUAL 10 EC Dept, RNSIT

HDL LAB IVth Sem EC

6) Right click on the icon and select program option.

7) Program succeeded message will be displayed.
8) Make connections to main board and daughter boards( before configuring ) , give
necessary inputs from DIP SWITCH and observe the output on LEDs.

NET "a" LOC = "p74" ;

NET "b" LOC = "p75" ;
NET "c" LOC = "p84" ;
NET "d" LOC = "p114" ;
NET "e" LOC = "p113" ;
NET "f" LOC = "p115" ;
NET "g" LOC = "p117" ;
NET "h" LOC = "p118" ;
NET "i" LOC = "p121" ;

Repeat the above Procedure to all the Programs.

RESULT: The logic gates design have been realized and simulated using HDL codes.

HDL MANUAL 11 EC Dept, RNSIT

HDL LAB IVth Sem EC

EXPERIMENT NO.2
AIM: Write a HDL code to describe the functions of Half adder, Half Subtractor and Full
Subtractor.

COMPONENTS REQUIRED: FPGA board, FRC’s, jumper and power supply.

(a) HALF ADDER

TRUTH TABLE BASIC GATES

INPUTS OUTPUTS
A B S C

0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1

BOOLEAN EXPRESSIONS:
S=A ⊕ B
C=A B

VHDL CODE VERILOG CODE

library IEEE; module ha ( a, b, s, c)
use IEEE.STD_LOGIC_1164.ALL; input a, b;
use IEEE.STD_LOG IC_ARITH.ALL; output s, c;
use assign s= a ^ b;
IEEE.STD_LOGIC_UNSIGNED.ALL; assign c= a & b;
entity HA is endmodule
Port ( a, b : in std_logic;
s, c : out std_logic);
end HA;

architecture dataflow of HA is

begin
s<= a xor b;
c<= a and b;
end dataflow;

HDL MANUAL 12 EC Dept, RNSIT

HDL LAB IVth Sem EC

(b)HALF SUBTRACTOR

TRUTH TABLE BOOLEAN EXPRESSIONS:

INPUTS OUTPUTS D=A ⊕ B

_
A B D Br Br = A B
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0

BASIC GATES

VHDL CODE VERILOG CODE

library IEEE; module hs ( a, b, d, br)

use IEEE.STD_LOGIC_1164.ALL; input a, b;
use IEEE.STD_LOG IC_ARITH.ALL; output d, br;
use IEEE.STD_LOGIC_UNSIGNED.ALL; assign d= a ^ b;
entity hs is assign br= ~a & b;
Port ( a, b : in std_logic; endmodule
d, br : out std_logic);
end hs;

architecture dataflow of hs is

begin
d<= a xor b;
br<= (not a) and b;

end dataflow;

HDL MANUAL 13 EC Dept, RNSIT

HDL LAB IVth Sem EC

(C)FULL SUBTRACTOR

TRUTH TABLE BOOLEAN EXPRESSIONS:

INPUTS OUTPUTS D= A ⊕ B ⊕ C
A B Cin D Br _
Br= A B + B Cin +
0 0 0 0 0 _ Cin
0 0 1 1 1 A

0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1

BASIC GATES

VHDL CODE VERILOG CODE

library IEEE; module fs ( a, b, c, d, br)

use IEEE.STD_LOGIC_1164.ALL; input a, b, c;
use IEEE.STD_LOG IC_ARITH.ALL; output d, br;
use IEEE.STD_LOGIC_UNSIGNED.ALL; assign d= a ^ b ^ c;
entity fs is assign br=(( ~a)& (b ^ c)) | (b & c);
Port ( a, b, c : in std_logic; endmodule
d, br : out std_logic);
end fs;

architecture dataflw of fs is
begin
d<= a xor b xor c;
br<= ((not a) and (b xor c)) or (b and c);
end datafolw;

HDL MANUAL 14 EC Dept, RNSIT

HDL LAB IVth Sem EC

RESULT: The half adder, half subtractor and full subtractor designs have been realized and
simulated using HDL codes.

EXPERIMENT NO.3
AIM: Write HDL codes for the following combinational circuits.

COMPONENTS REQUIRED:FPGA board, FRC’s, jumper and power supply.

3.a) 2 TO 4 DECODER

BLACK BOX

Y0
Sel 0
Sel 1 2 to 4 Y1
Y2
E Decoder Y4

Truth Table of 2 to 4 decoder

E Sel1 Sel0 Y3 Y2 Y1 Y0
1 0 0 0 0 0 1
1 0 1 0 0 1 0
1 1 0 0 1 0 0
1 1 1 1 0 0 0
0 X X 0 0 0 0

DATA FLOW

HDL MANUAL 15 EC Dept, RNSIT

HDL LAB IVth Sem EC
VHDL CODE VERILOG CODE

library IEEE; module dec2_4 (a,b,en,y0,y1,y2,y3)

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity dec2_4 is
port (a, b, en :in std_logic ;
y0, y1, y2, y3:out std_logic);
end dec2_4;
input a, b, en;
output y0,y1,y2,y3;
assign y0= (~a) & (~b) & en;
assign y1= (~a) & b & en;
assign y2= a & (~ b) & en;
assign y3= a & b & en;
end module

architecture data flow of dec2_4 is

begin
y0<= (not a) and (not b) and en;
y1<= (not a) and b and en;
y2<= a and (not b) and en;
y3<= a and b and en;
end dataflow;

NET "e" LOC = "p74";

NET "sel<0>" LOC = "p75";
NET "sel<1>" LOC = "p76";
NET "y<0>" LOC = "p112";
NET "y<1>" LOC = "p114";
NET "y<2>" LOC = "p113";
NET "y<3>" LOC = "p115";

Simulation is done using Modelsim

Waveform window : Displays output waveform for verification.

Output

3.b) 8 TO 3 ENCODER WITH PRIORITY

Black Box
HDL MANUAL 16 EC Dept, RNSIT
HDL LAB IVth Sem EC

i7 Z3

Z1
8:3 Z0
Parity
Encoder enx
i0 V

en

Truth table

En I7 I6 I5 I4 I3 I2 I1 I0 Z2 Z1 Z0 enx V
1 X X X X X X X X 1 1 1 1 1
0 1 1 1 1 1 1 1 1 1 1 1 1 0
0 1 1 1 1 1 1 1 0 1 1 1 0 1
0 1 1 1 1 1 1 0 X 1 1 0 0 1
0 1 1 1 1 1 0 X X 1 0 1 0 1
0 1 1 1 1 0 X X X 1 0 0 0 1
0 1 1 1 0 x X X X 0 1 1 0 1
0 1 1 0 X X X X X 0 1 0 0 1
0 1 0 X X X X X X 0 0 1 0 1
0 0 X X X X X X X 0 0 0 0 1

VHDL CODE VERILOG CODE

library IEEE; module enc8_3 (I, en, y, v);
use IEEE.STD_LOGIC_1164.ALL; input [7:0]I;
use IEEE.STD_LOGIC_ARITH.ALL; input en;
use IEEE.STD_LOGIC_UNSIGNED.ALL; output v;
entity encoder8_3 is output [2:0]y;
Port ( i : in std_logic_vector(7 downto 0); sig y; sig v;
en : in std_logic; always @ (en, I)
enx,V : out std_logic; begin
z : out std_logic_vector(2 downto 0)); if(en= =0)
end enco2; v=0;
else
architecture behavioral of encoder8_3 is v=1;
HDL MANUAL 17 EC Dept, RNSIT
HDL LAB IVth Sem EC
begin end
if ( I[7]= =1 & en= =1)
y=3’b111;
else if ( I[6]==1 & en==1) y=3’b110;
end behavioral ; else if ( I[5]==1 & en==1) y=3’b101;
else if ( I[4]==1 & en==1) y=3’b100;
else if ( I[3]==1 & en==1) y=3’b011;
else if ( I[2]==1 & en==1) y=3’b010;
else if ( I[1]==1 & en==1) y=3’b001;
else if ( I[0]==1 & en==1) y=3’b000;
else y=3’b000;
end
end module

#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "en" LOC = "p84";
NET "i<0>" LOC = "p85";
NET "i<1>" LOC = "p86";
NET "i<2>" LOC = "p87";
NET "i<3>" LOC = "p93";
NET "i<4>" LOC = "p94";
NET "i<5>" LOC = "p95";
NET "i<6>" LOC = "p100";
NET "i<7>" LOC = "p74";
NET "enx" LOC = "p112";
NET "V" LOC = "p114";
NET "z<0>" LOC = "p113";
NET "z<1>" LOC = "p115";
NET "z<2>" LOC = "p117";

Output

HDL MANUAL 18 EC Dept, RNSIT

HDL LAB IVth Sem EC
3.c) 8 TO 1 MULTIPLEXER

Black Box

b
c
d Z
e
f
g 8:1Mux
h
sel (2 to 0)

Truth table
Sel2 Sel1 Sel0 Z
0 0 0 A
0 0 1 B
0 1 0 C
0 1 1 D
1 0 0 E
1 0 1 F
1 1 0 G
1 1 1 H

VHDL CODE VERILOG CODE

entity mux8_1 is module mux8_1
port(I: in std_logic_vector (7 downto 0); input [7:0]I;
S: in std_logic_vector (2 downto 0); output [2:0]S;
en: in std_logic; y: out std_logic); output y;
end mux8_1; input en;
architecture behavioral of mux8_1 is reg y;
begin always @(en,S,I,y);
process (I,s,en) is begin
begin if (en= =1)
if en=’1’ then begin
if S=”000” then y<=I(0); if (s= =000 y=I[0];
elsif S=”001” then y<=I(1); else if (s==001) y=I[1];
elsif S=”001” then y<=I(2); else if (s==001) y=I[2];
elsif S=”001” then y<=I(3); else if (s==001) y=I[3];
elsif S=”001” then y<=I(4); else if (s==001) y=I[4];
elsif S=”001” then y<=I(5); else if (s==001) y=I[5];
HDL MANUAL 19 EC Dept, RNSIT
HDL LAB IVth Sem EC
elsif S=”001” then y<=I(6); else if (s==001) y=I[6];
else y<=I(7); else if (s==001) y=I[7];
end if; end
else y<=’0’; else y=0;
end if; end
end process; end
end mux8_1; endmodule

Output

3.d)4-BIT BINARY TO GRAY COUNTER CONVERTER

Black Box

clk 4 bit
en Binary to q(3 downto 0)
rst
gray

Truth table
Rst Clk En B3 B2 B1 B0 G3 G2 G1 G0
1 X 0 0 0 0 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 1
0 1 1 0 0 1 0 0 0 1 1
HDL MANUAL 20 EC Dept, RNSIT
HDL LAB IVth Sem EC
0 1 1 0 0 1 1 0 0 1 0
0 1 1 0 1 0 0 0 1 1 0
0 1 1 0 1 0 1 0 1 1 1
0 1 1 0 1 1 0 0 1 0 1
0 1 1 0 1 1 1 0 1 0 0
0 1 1 1 0 0 0 1 1 0 0
0 1 1 1 0 0 1 1 1 0 1
0 1 1 1 0 1 0 1 1 1 1
0 1 1 1 0 1 1 1 1 1 0
0 1 1 1 1 0 0 1 0 1 0
0 1 1 1 1 0 1 1 0 1 1
0 1 1 1 1 1 0 1 0 0 1
0 1 1 1 1 1 1 1 0 0 0

VHDL CODE VERILOG CODE

entity bintogray is module b2g(b,g);
Port ( rst,clk : in std_logic; input [3:0] b;
g : inout std_logic_vector(3 downto 0)); output [3:0] g;
end bintogray; xor (g[0],b[0],b[1]),
(g[1],b[1],b[2]),
architecture Behavioral of bintogray is (g[2],b[2],b[3]);
signal b: std_logic_vector( 3 downto 0); assign g[3]=b[3];
begin endmodule
process(clk,rst)
begin
if rst='1' then b<="0000";
elsif rising_edge(clk) then
b<= b+’1’;
end if;
end process;
g(3)<= b(3);
g(2)<= b(3) xor b(2);
g(1)<= b(2) xor b(1);
g(0)<= b(1) xor b(0);
end Behavioral;

HDL MANUAL 21 EC Dept, RNSIT

HDL LAB IVth Sem EC

Binary to gray Output

PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments

NET "b<0>" LOC = "p84";
NET "b<1>" LOC = "p85";
NET "b<2>" LOC = "p86";
NET "b<3>" LOC = "p87";
NET "g<0>" LOC = "p112";
NET "g<1>" LOC = "p114";
NET "g<2>" LOC = "p113";
NET "g<3>" LOC = "p115";

3.e)MULTIPLEXER(4 TO 1)

Black Box
a

b Z
c 4:1
d Mux
sel (1 to 0)

Truth Table
Sel1 Sel0 Z
0 0 a
0 1 b
1 0 c
1 1 d

VHDL CODE VERILOG CODE

entity mux1 is module mux4_1(I0,I1,I2,I3,s2,s1,y,en)
Port ( en,I : in std_logic; input I0,I1,I2,I3,s2,s1,en;
sel:in std_logic_vector(1downto 0);
output y;
y : out std_logic); assigny<=((~s2)&(~s1)&en&I0)|
((~s2)&(s1)&en&I1)|(s2&(~s1)&en&I2)|
end mux1; (s2&s1&en&I3);
architecture dataflow of mux1 is endmodule
begin
z<= I0 when sel= "00" else
I1 when sel= "01" else
I2 when sel= "10" else
HDL MANUAL 22 EC Dept, RNSIT
HDL LAB IVth Sem EC
I3;

end dataflow;

( 4:1)Multiplexer Output

3.f) DE-MULTIPLEXER ( 1 TO 4)

Black Box

a
en Y(3 downto 0)
1:4
sel(1 downto 1) Demux

Truth table
a en Sel1 Sel0 Y3 Y2 Y1 Y0
1 0 0 0 0 0 0 1
1 0 0 1 0 0 1 0
1 0 1 0 0 1 0 0
1 0 1 1 1 0 0 0
0 1 X X 0 0 0 0

VHDL CODE VERILOG CODE

entity demux is module demux (s2,s1,I,en,y0,y1,y2,y3)
Port ( I,en : in std_logic; input s2,s1,I,en;
sel: in std_logic_vector(1 downto 0); output y0,y1,y2,y3;
y:outstd_logic_vector(3downto0)); assign y0=(~s2)&(~s1)& I& en;
end demux; assign y1=(~s2)& s1& I& en;
architecture dataflow of demux is assign y2=s2&(~s1)& I & en;
signal x: std_logic_vector( 1 downto 0); assign y3=s2& s1 & I & en;
begin endmodule

HDL MANUAL 23 EC Dept, RNSIT

HDL LAB IVth Sem EC
x<= en & a;
y <="0001" when sel="00" and x="01" else
"0010" when sel="01" and x="01" else
"0100" when sel="10" and x="01" else
"1000" when sel="11" and x="01" else
"0000";
end dataflow;

output

NET "a" LOC = "p84";

NET "en" LOC = "p85";
NET "sel<0>" LOC = "p86";
NET "sel<1>" LOC = "p87";
NET "y<0>" LOC = "p112";
NET "y<1>" LOC = "p114";
NET "y<2>" LOC = "p113"; NET "y<3>" LOC = "p115";

Outp

3.g)1-BIT COMPARATOR (STRUCTURAL)

Black Box

a L
1bit E
Comparat
HDL MANUAL or 24 EC Dept, RNSIT
HDL LAB IVth Sem EC
b
G

Truth table

a b L E G
0 0 0 1 0
0 1 1 0 0
1 0 0 0 1
1 1 0 1 0

VHDL CODE VERILOG CODE

entity b_comp1 is module b_comp1 (a, b, L, E,G);
port( a, b: in std_logic; input a, b; output L, E, G;
L,E,G: out std_logic); wire s1, s2;
end; not X1(s1, a);
not X2 (s2, b);
architecture structural of b_comp1 is and X3 (L,s1, b);
component not_2 is and X4 (G,s2, a);
port( a: in std_logic; xnor X5 (E, a, b);
b: out std_logic); end module
end component;

component and_2 is
port( a, b: in std_logic;
c: out std_logic);
end component;

component xnor_2 is
port( a, b: in std_logic;
c: out std_logic);
end component;
signal s1,s2: std_logic;
begin
X1: not_2 port map (a, s1);
X2: not_2 port map (a, s2);
X3: and_2 port map (s1, b, L);
X4: and_2 port map (s2, a, G);
X5: xnor_2 port map (a, b, E);

HDL MANUAL 25 EC Dept, RNSIT

HDL LAB IVth Sem EC
end structural;

output
NET "a" LOC = "p74" ;
NET "b" LOC = "p75" ;
NET "E" LOC = "p86" ;

NET "G" LOC = "p85" ;

NET "L" LOC = "p84" ;

1-BIT COMPARATOR(DATA FLOW)

VHDL CODE VERILOG CODE

entity bcomp is module bcomp (a, b, c, d, e)
port( a, b: in std_logic; input a, b;
c, d, e: out std_logic); output c, d, e;
end bcomp; assign c= (~a) & b;
assign d= ~(a ^ b);
architecture dataflow of bcomp is assign e= a & (~b);
begin end module
c<= (not a) and b;
d<= a xnor b;
e<= a and (not b);
end dataflow;

3.h)4-BIT COMPARATOR

Black Box

a(3 to 0) x

y
4bit
b(3 to 0) Comparator z

VHDL CODE VERILOG CODE

HDL MANUAL 26 EC Dept, RNSIT
HDL LAB IVth Sem EC
entity compart4bit is module comp(a,b,aeqb,agtb,altb);
Port ( a,b : in std_logic_vector(3 downto 0); input [3:0] a,b;
aeqb,agtb,altb: out std_logic); output aeqb,agtb,altb;
reg aeqb,agtb,altb;
end compart4bit;

architecture Behavioral of always @(a or b)

compart4bit is begin
begin aeqb=0; agtb=0; altb=0;
process (a,b) if(a==b)
begin aeqb=1;
if a > b then aeqb<='1';agtb<=’0’;altb<=’0’; else if (a>b)
elsif a < b then agtb<='1';aeqb<=’0’;altb<=’0’;
else altb<='1'; aeqb<=’0’; agtb<=’0’; agtb=1;
end if ; else
end process; altb=1;
end Behavioral; end
endmodule

output
Greater than Equal to Less than

RESULT: Combinational designs have been realized and simulated using HDL codes.

HDL MANUAL 27 EC Dept, RNSIT

HDL LAB IVth Sem EC

EXPERIMENT NO.4
AIM: Write HDL code to describe the functions of a full Adder Using three modeling styles.

COMPONENTS REQUIRED: FPGA board, FRC’s, jumper and power supply.

DATA FLOW Black box

a
Sum
b
FULL
ADDER Cout
c

Truth table

INPUTS OUTPUTS
a b cin SUM Cout
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
HDL MANUAL 28 EC Dept, RNSIT
HDL LAB IVth Sem EC
1 1 0 0 1
1 1 1 1 1

VHDL CODE VERILOG CODE

entity fulladder is module fulladder ( a, b, c,s,cout)
Port ( a,b,c : in std_logic; input a, b,c;
s,cout : out std_logic); output s, cout;
end fulladr; assign s= a ^ b^c;
assign cout= a & b & c;
architecture data of fulladr is endmodule
begin
sum<=a xor b xor cin;
cout<= ( a and b) or ( b and cin) or ( cin and
a);
end data;

BEHAVIORAL STYLE

VHDL CODE VERILOG CODE

entity fulladder beh is module fulladd(cin,x,y,s,co);
Port ( a,b,c : in std_logic; input cin,x,y;
sum,carry : out std_logic); output s,co;
end fulladrbeh; reg s,co;
always@(cin or x or y)
architecture Behavioral of fulladrbeh is begin
begin case ({cin,x,y})
process( a,b,c)
begin 3'b000:{co,s}='b00;
3'b001:{co,s}='b01;
if(a='0' and b='0' and c='0') then sum<='0'; 3'b010:{co,s}='b01;
carry<='0'; 3'b011:{co,s}='b10;
elsif(a='0' and b='0' and c='1') then sum<='1'; 3'b100:{co,s}='b01;
carry<='0'; 3'b101:{co,s}='b10;
elsif(a='0' and b='1' and c='0') then sum<='1'; 3'b110:{co,s}='b10;
carry<='0'; 3'b111:{co,s}='b11;
elsif(a='0' and b='1' and c='1') then sum<='0'; endcase
carry<='1'; end
elsif(a='1' and b='0' and c='0') then sum<='1'; endmodule
carry<='0';
elsif(a='1' and b='0' and c='1') then sum<='0';
carry<='1';
elsif(a='1' and b='1' and c='0') then sum<='0';
carry<='1';
else
sum<='1'; carry<='1';
end if;
HDL MANUAL 29 EC Dept, RNSIT
HDL LAB IVth Sem EC
end process;
end Behavioral;

STRUCTURAL STYLE

VHDL CODE VERILOG CODE

entity fullstru is module fa (x,y,z,cout,sum);
Port ( a,b,cin : in std_logic; input x,y,z;
sum,carry : out std_logic); output cout,sum;
end fullstru; wire P1,P2,P3;

architecture structural of fullstru is HA HA1 (sum(P1),cout(P2),a(x), b(y));

HA HA2 (sum(sum),carry(P3),a(P1),b(Z));
signal c1,c2,c3:std_logic; OR1 ORG (P2,P3, Cout);
component xor_3
port(x,y,z:in std_logic; endmodule
u:out std_logic);
end component;

component and_2
port(l,m:in std_logic;
n:out std_logic);
end component;

component or_3
port(p,q,r:in std_logic;
s:out std_logic);
end component;

begin
X1: xor_3 port map ( a, b, cin,sum);
A1: and_2 port map (a, b, c1);

HDL MANUAL 30 EC Dept, RNSIT

HDL LAB IVth Sem EC
A2: and_2 port map (b,cin,c2);
A3: and_2 port map (a,cin,c3);
O1: or_3 port map (c1,c2,c3,carry);

end structural;

Supporting Component Gates for Stuctural Full Adder

//and gate//
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity and2 is
Port ( l,m : in std_logic;
n : out std_logic);
end and2;
architecture dataf of and2 is
begin
n<=l and m;
end dataf;

//or gate//
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity or3 is
Port ( p,q,r : in std_logic;
s : out std_logic);
end or3;
architecture dat of or3 is
begin
s<= p or q or r;
end dat;
HDL MANUAL 31 EC Dept, RNSIT
HDL LAB IVth Sem EC

//xor gate//
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity xor3 is
Port ( x,y,z : in std_logic;
u : out std_logic);
end xor3;

architecture dat of xor3 is

begin
u<=x xor y xor z;
end dat;

Full adder data flow i/o pins

NET "a" LOC = "P74";

NET "b" LOC = "P75";
NET "cin" LOC = "P76";
NET "cout" LOC = "P84";
NET "sum" LOC = "P85";

Sum output carryoutput

RESULT: Three modeling styles of full adder have been realized and simulated using HDL.
codes.

HDL MANUAL 32 EC Dept, RNSIT

HDL LAB IVth Sem EC

EXPERIMENT NO. 5

AIM: Write a model for 32 bit ALU using the schematic diagram shown below.

COMPONENTS REQUIRED:FPGA/CPLD board, FRC’s, jumper and power supply.

OPCODE ALU OPERATION

1 A+B
2 A-B
3 A Complement
4 A*B
5 A and B
6 A or B
7 A nand B
8 A xor B
9 Right shift
10 Left Shift
11 Parallel load

Black box

A1(3 to 0)

B1(3 to 0)
ALU Zout (7 downto 0)

HDL MANUAL 33 EC Dept, RNSIT

HDL LAB IVth Sem EC
opcode (2 to 0)

Truth table
Operation Opcode A B Zout
A+B 000 1111 0000 00001111
A-B 001 1110 0010 00001100
A or B 010 1111 1000 00001111
A and B 011 1001 1000 00001000
Not A 100 1111 0000 11110000
A1*B1 101 1111 1111 11100001
A nand B 110 1111 0010 11111101
A xor B 111 0000 0100 00000100

VHDL CODE VERILOG CODE

entity alunew is module ALU ( a, b, s, en, y );
Port( a1,b1:in std_logic_vector(3 downto 0); input signal [3:0]a, b;
opcode : in std_logic_vector(2 downto 0); input [3:0]s;
zout : out std_logic_vector(7 downto 0)); input en;
end alunew; output signal [7:0]y;
reg y;
architecture Behavioral of alunew is always@( a, b, s, en, y );
signal a: std_logic_vector( 7 downto 0); begin
signal b: std_logic_vector( 7 downto 0); if(en==1)
begin begin
case
a<= "0000" & a1; 4’d0: y=a+b;
b<= "0000" & b1; 4’d1: y=a-b;
4’d2: y=a*b;
zout<= a+b when opcode ="000" else 4’d3: y={4’ bww, ~a};
a-b when opcode ="001" else 4’d4: y={4’ d0, (a & b)};
a or b when opcode ="010" else 4’d5: y={4’ d0, (a | b)};
a and b when opcode ="011" else 4’d6: y={4’ d0, (a ^ b)};
not a when opcode ="100" else 4’d7: y={4’ d0, ~(a & b)};
a1 * b1 when opcode ="101" else 4’d8: y={4’ d0, ~(a | b)};
a nand b when opcode ="110" else 4’d9: y={4’ d0, ~(a ^ b)};
a xor b; default: begin end
end case
end Behavioral; end
else
y=8’d0;
HDL MANUAL 34 EC Dept, RNSIT
HDL LAB IVth Sem EC
end
endmodule

RESULT: 32 bit ALU operations have been realized and simulated using HDL codes.

EXPERIMENT NO.6

AIM: Develop the HDL code for the following flipflop: T, D, SR, JK.

COMPONENTS REQUIRED:FPGA board, FRC’s, jumper and power supply.

T FLIPFLOP
Black Box

t
clk q

rst T ff qb

VHDL CODE VERILOG CODE

entity tff is module tff(t,clk,rst, q,qb);
Port ( t,clk : in STD_LOGIC; input t,clk,rst;
q,qb : out STD_LOGIC); output q,qb;
end tff; reg q,qb;
reg temp=0;
architecture Behavioral of tff is always@(posedge clk,posedge rst)
signal clkd:std_logic_vector(21 downto 0); begin
begin
process(clkd)
HDL MANUAL 35 EC Dept, RNSIT
HDL LAB IVth Sem EC
begin if (rst==0) begin
if rising_edge(clk) then if(t==1) begin
clkd<= clkd + '1'; temp=~ temp;
end if; end
end process; else
process (clk) temp=temp;
variable temp:std_logic:='0';
begin end
if rising_edge(clk) then
if (t='1') then q=temp;qb=~temp;
temp:=not temp; end
else
temp:=temp;
end if; endmodule
end if;
q<=temp;qb<=not temp;
end process;
end Behavioral;

Truth table
Rst T Clk q
1 0 1 q
1 1 1 qb
1 X No +ve edge Previous state
0 X X 0

Rising edge
Output
D FLIPFLOP
Black Box

d
q

clk D FF qb

VHDL CODE VERILOG CODE

entity dff is module dff(d,clk,rst,q,qb);
Port ( d,clk : in STD_LOGIC; input d,clk,rst;
q,qb : out STD_LOGIC); output q,qb;
end dff; reg q,qb;
HDL MANUAL 36 EC Dept, RNSIT
HDL LAB IVth Sem EC
architecture Behavioral of dff is reg temp=0;
signal clkd:std_logic_vector(21 downto 0);
begin always@(posedge clk,posedge rst)
process(clkd) begin
begin if (rst==0)
if rising_edge(clk) then temp=d;
clkd<= clkd + '1'; else
end if; temp=temp;
end process; q=temp;
process (clk) qb=~ temp ;
variable temp: std_logic; end
begin endmodule
if rising_edge(clk) then
temp:=d;
end if;
q<=temp;qb<=not temp;
end process;
end Behavioral;

Truth table
clk d q qb
X 1 1 0
1 1 1 0
1 0 0 1

Output at rising edge

NET "clk" LOC = "P18";

NET "d" LOC = "P74";
NET "q" LOC = "P84";
NET "qb" LOC = "P85";

SR FLIPFLOP

Black Box

clk

s q
r
rst qb
pr SR FF

HDL MANUAL 37 EC Dept, RNSIT

HDL LAB IVth Sem EC

Truth table
rst pr Clk s r q qb
1 X X X X 0 1
0 1 X X X 1 0
0 0 1 0 0 Qb Qbprevious
0 0 1 0 1 0 1
0 0 1 1 0 1 0
0 0 1 1 1 1 1

VHDL CODE VERILOG CODE

entity srff is module srff(s,r,clk,rst, q,qb);
Port ( s,r,rst,clk : in STD_LOGIC; input s,r,clk,rst;
q,qb : out STD_LOGIC); output q,qb;
end srff; reg q,qb;
reg [1:0]sr;
architecture Behavioral of srff is always@(posedge clk,posedge rst)
signal clkd:std_logic_vector(21 downto 0); begin
begin sr={s,r};
process(clkd) if(rst==0)
begin begin
if rising_edge(clk) then case (sr)
clkd<= clkd + '1'; 2'd1:q=1'b0;
end if; 2'd2:q=1'b1;
end process; 2'd3:q=1'b1;
default: begin end
endcase
process(clk,rst) end
variable sr:std_logic_vector(1 downto 0); else
variable temp1,temp2:std_logic:='0'; begin
begin q=1'b0;
sr:=s&r; end
if (rst ='0')then
if rising_edge(clk) then qb=~q;
case sr is end
when "01"=> temp1:='0'; temp2:='1';

when "10"=> temp1:='1'; temp2:='0'; endmodule

HDL MANUAL 38 EC Dept, RNSIT
HDL LAB IVth Sem EC
when "11"=> temp1:='1'; temp2:='1';
when others=> null;
end case;
end if;
else temp1:='0'; temp2:='1';
end if;
q<=temp1;qb<=temp2;
end process;
end Behavioral;

S R
output

JK FLIPFLOP

Black Box

j
k q

clk qb
JK FF
rst

VHDL CODE VERILOG

HDL MANUAL 39 EC Dept, RNSIT

HDL LAB IVth Sem EC
entity jkff is module jkff(j,k,clk,rst, q,qb);
Port ( j,k,rst,clk : in STD_LOGIC; input j,k,clk,rst;
q,qb : out STD_LOGIC); output q,qb;
end jkff; reg q,qb;
architecture Behavioral of jkff is reg [1:0]jk;
signal clkd:std_logic_vector(21 downto 0); always@(posedge clk,posedge rst)
begin begin
process(clkd) jk={j,k};
begin if(rst==0)
if rising_edge(clk) then begin
clkd<= clkd + '1'; case (jk)
end if; 2'd1:q=1'b0;
end process; 2'd2:q=1'b1;
process(clk,rst) 2'd3:q=~q;
variable jk:std_logic_vector(1 downto 0); default: begin end
variable temp:std_logic:='0'; endcase
begin end
jk:=j&k; else
if (rst ='0')then
if rising_edge(clk) then q=1'b0;
case jk is
when "01"=> temp:='0'; qb=~q;

when "10"=> temp:='1'; end

when "11"=> temp:=not temp; endmodule
when others=> null;
end case;
end if;
else temp:='0';
end if;
q<=temp;
qb<=not temp;
end process;

end Behavioral;

Truth table
Rst Clk
1 1
1 1
1 1
1 1
1 No+ve egde
0 -
J K Q Qb
0 0 Previous state
0 1 0 1
1 0 1 0
1 1 Qb Q
- - Previous state
- - 0 1

HDL MANUAL 40 EC Dept, RNSIT

HDL LAB IVth Sem EC

Output(when input 00 and rising edge)

NET "clk" LOC = "p18";

NET "j" LOC = "p84";
NET "k" LOC = "p85";
NET "rst" LOC = "p86";
NET "q" LOC = "p112";
NET "qb" LOC = "p114";

RESULT: Flip-flop operations have been realized and simulated using HDL codes

EXPERIMENT NO.7

AIM: Design 4 bit Binary, BCD counter ( Synchronous reset and Asynchronous reset and
any sequence counters.

COMPONENTS REQUIRED:FPGA board, FRC’s, jumper and power supply.

a)BCD COUNTER
HDL MANUAL 41 EC Dept, RNSIT
HDL LAB IVth Sem EC

Black Box

clk
q(3 downto 0)
Bcd
rst counter

Truth table
Rst Clk Q
1 X 0000
0 1 0001
0 1 0010
0 1 0011
0 1 0100
0 1 0101
0 1 0110
0 1 0111
0 1 1000
0 1 1001

VHDL CODE VERILOG CODE

entity bcd is module bcd(clr,clk,dir, tc, q);
Port ( clr,clk,dir : in STD_LOGIC; input clr,clk,dir;
q : inout STD_LOGIC_VECTOR (3 output reg tc;
downto 0); output reg[3:0] q;
tc : out STD_LOGIC); always@(posedge clk,posedge clr)
end bcd; begin
architecture Behavioral of bcd is if(clr==1)
signal clkd:std_logic_vector(21 downto 0); q=4'd0;

HDL MANUAL 42 EC Dept, RNSIT

HDL LAB IVth Sem EC
begin else
process(clk) begin
begin if (dir==1)
if rising_edge(clk) then q=q+1;
clkd<= clkd + '1'; else if(dir==0)
end if; q=q-1;
end process; if(dir==1 & q==4'd10)
process(clkd,clr) begin
variable temp:std_logic_vector(3 downto 0); q=4'd0;tc=1'b1;
begin end
if(clr='1')then else if(dir==0 & q==4'd15)
temp:="0000";tc<='0'; begin
elsif rising_edge(clkd(21)) then q=1'd9;tc=1'b1;
if (dir='1') then end
temp:=temp+1; else tc=1'b0;
elsif(dir='0') then end
temp:=temp-1; end
end if;
if(dir='1' and temp="1010") then endmodule
temp:="0000"; tc<='1';
elsif(dir='0' and temp="1111") then
temp:="1001"; tc<='1';
else tc<='0';
end if;
end if;
q<=temp;
end process;

end Behavioral;

b)GRAY COUNTER

Black Box

clk 4 bit
en Binary to q(3 downto 0)
rst
gray
HDL MANUAL 43 EC Dept, RNSIT
HDL LAB IVth Sem EC

VHDL CODE VERILOG CODE

entity gray is module gray(clr,clk, q);
Port ( clr,clk : in STD_LOGIC; input clr,clk;
q : out STD_LOGIC_VECTOR (2 output reg[2:0] q;
downto 0)); reg temp=3'd0;
end gray; always@(posedge clk,posedge clr)
architecture Behavioral of gray is begin
signal clkd:std_logic_vector(21 downto 0); if(clr==0)
begin begin
process(clk) case(temp)
begin 3'd0:q=3'd1;
if rising_edge(clk) then 3'd1:q=3'd3;
clkd<= clkd + '1'; 3'd2:q=3'd6;
end if; 3'd3:q=3'd2;
end process; 3'd6:q=3'd7;
process(clr,clkd) 3'd7:q=3'd5;
variable temp:std_logic_vector(2 downto 0); 3'd5:q=3'd4;
begin 3'd4:q=3'd0;
if(clr='0') then endcase
if rising_edge(clkd(21)) then end
case temp is else q=3'd0;
when "000"=> temp:="001"; end
when "001"=> temp:="011";
when "011"=> temp:="010";
when "010"=> temp:="110"; endmodule
when "110"=> temp:="111";
when "111"=> temp:="101";
when "101"=> temp:="100";
when "100"=> temp:="000";
when others => null;
end case;
end if;
else temp:="000";
end if;
q<=temp;
end process;
end Behavioral;

Truth table
Rst Clk En B3 B2 B1 B0 G3 G2 G1 G0
1 X 0 0 0 0 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 1
0 1 1 0 0 1 0 0 0 1 1
0 1 1 0 0 1 1 0 0 1 0
0 1 1 0 1 0 0 0 1 1 0
HDL MANUAL 44 EC Dept, RNSIT
HDL LAB IVth Sem EC
0 1 1 0 1 0 1 0 1 1 1
0 1 1 0 1 1 0 0 1 0 1
0 1 1 0 1 1 1 0 1 0 0
0 1 1 1 0 0 0 1 1 0 0
0 1 1 1 0 0 1 1 1 0 1
0 1 1 1 0 1 0 1 1 1 1
0 1 1 1 0 1 1 1 1 1 0
0 1 1 1 1 0 0 1 0 1 0
0 1 1 1 1 0 1 1 0 1 1
0 1 1 1 1 1 0 1 0 0 1
0 1 1 1 1 1 1 1 0 0 0

BINARY COUNTER(UP/DOWN)

Black Box

clk

qout(3 dt 0)
rst Binary
counter

Truth table
Clk Rst Qout
X 1 0000
1 0 0001
1 0 0010
1 0 0011
1 0 0100
1 0 0101
1 0 0110
1 0 0111
1 0 1000
1 0 1001
1 0 1010
1 0 1011
1 0 1100
1 0 1101
1 0 1110
1 0 1111

VHDL CODE VERILOG

entity bin_as is module bin_as(clk,clr,dir, temp);
Port ( dir,clr,clk : in STD_LOGIC; input clk,clr,dir;
q : out STD_LOGIC_VECTOR (3 output reg[3:0] temp;
downto 0)); always@(posedge
end bin_as; clk,posedge clr)

HDL MANUAL 45 EC Dept, RNSIT

HDL LAB IVth Sem EC
begin
architecture Behavioral of bin_as is if(clr==0)
signal clkd:std_logic_vector(21 downto 0); begin
begin if(dir==0)
process(clk) temp=temp+1;
begin else temp=temp-1;
if rising_edge(clk) then end
clkd<= clkd + '1'; else
end if; temp=4'd0;
end process; end
endmodule

process(clkd)
variable temp:std_logic_vector(3 downto
0):="0010";
begin

if rising_edge(clkd(21)) then
if (clr='0') then
if (dir='1') then
temp:=temp+'1';
else
temp:=temp-'1';
end if;
else temp:="0000";
end if;
end if;
q<=temp;
end process;

end Behavioral;

HDL MANUAL 46 EC Dept, RNSIT

HDL LAB IVth Sem EC

Output 0000 Output 1111

RESULT: Asynchronous and Synchronous counters have been realized and simulated using
HDL codes.

ADDITIONAL EXPERIMENTS

EXPERIMENT NO.8

AIM: Simulation and realization of Ring counter.

HDL MANUAL 47 EC Dept, RNSIT
HDL LAB IVth Sem EC

COMPONENTS REQUIRED:FPGA board, FRC’s, jumper and power supply.

RING COUNTER

HDL MANUAL 48 EC Dept, RNSIT

HDL LAB IVth Sem EC

INTERFACING PROGRAMS
1.WRITE A HDL CODE TO CONTROL THE SPEED, DIRECTION OF
DC & STEPPER MOTOR

HDL MANUAL 49 EC Dept, RNSIT

HDL LAB IVth Sem EC
DC MOTOR
VHDL CODE:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity dcmotr is
Port ( dir,clk,rst : in std_logic;
pwm : out std_logic_vector(1 downto 0);
rly : out std_logic;
row : in std_logic_vector(0 to 3));
end dcmotr;

architecture Behavioral of dcmotr is

signal countr: std_logic_vector(7 downto 0);
signal div_reg: std_logic_vector(16 downto 0);
signal ddclk,tick: std_logic;
signal duty_cycle:integer range 0 to 255;

begin
process(clk,div_reg)
begin
if(clk'event and clk='1') then
div_reg<=div_reg+'1';
end if;
end process;
ddclk<=div_reg(12);
tick<= row(0) and row(1) and row(2) and row(3);
process(tick)
begin
if falling_edge(tick) then
case row is

when"1110"=> duty_cycle<=255;
when"1101"=> duty_cycle<=200;
when"1011"=> duty_cycle<=150;
when"0111"=> duty_cycle<=100;
when others => duty_cycle<=100;
end case;
end if;
end process;
process(ddclk, rst)
begin
if rst='0'then countr<=(others=>'0');
pwm<="01";
elsif(ddclk'event and ddclk='1') then
countr<= countr+1;
if countr>=duty_cycle then
pwm(1)<='0';
HDL MANUAL 50 EC Dept, RNSIT
HDL LAB IVth Sem EC
else pwm(1)<='1';
end if;
end if;
end process;
rly<='1' when dir='1' else '0';

end Behavioral;

2. DC MOTOR
NET "CLK" LOC="p18";
NET "RESET" LOC="p74";
NET "dir" LOC="p75";
NET "pwm<0>" LOC="p5";
NET "pwm<1>" LOC="p141";
NET "rly" LOC="p3";
NET "ROW<0>" LOC="p64";
NET "ROW<1>" LOC="p63";
NET "ROW<2>" LOC="p60";
NET "ROW<3>" LOC="p58";

PRODEDURE:1) Make connection between FRC 9 and FPGA board to the dc motor
connector of VTU card 2
2) Make the connection between FRC 7 of FPGA board to the K/B connector of VTU card 2
3) Make the connection between FRC 1 of FPGA board to the DIP switch connector of VTV
card 2.
4) Connect the down loading cable and power supply to FPGA board.
5) Then open xilinx impact s/w, select slave serial mode and select the respective bit file and
click program.
6) Make the reset switch on.
7) Press the Hex keys and analyze speed changes for dc motor.

RESULT: The DC motor runs when reset switch is on and with pressing of different keys
variation of DC motor speed was noticed.

STEPPER MOTOR
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity steppermt is
Port ( clk,dir,rst : in std_logic;
dout : out std_logic_vector(3 downto 0));
end steppermt;

HDL MANUAL 51 EC Dept, RNSIT

HDL LAB IVth Sem EC
architecture Behavioral of steppermt is
signal clk_div:std_logic_vector(15 downto 0); -- speed is maximum at 15
signal shift_reg:std_logic_vector(3 downto 0);
begin
process(clk)
begin
if rising_edge (clk) then
clk_div <= clk_div+'1';
end if;
end process;
process(rst,clk_div(15)) -- speed is maximum at 15
begin
if rst='0' then shift_reg<="0001";
elsif rising_edge (clk_div(15)) then
if dir='1' then
shift_reg <= shift_reg(0) & shift_reg(3 downto 1);
else
shift_reg<= shift_reg ( 2 downto 0) & shift_reg(3);
end if;
end if;
end process;
dout<= shift_reg;

end Behavioral;

NET "clk" LOC = "p18"; NET "dir" LOC = "p85";

NET "rst" LOC = "p84";
NET "dout<0>" LOC = "p7"; NET "dout<1>" LOC = "p5";
NET "dout<2>" LOC = "p3"; NET "dout<3>" LOC = "p141";

PROCEDURE:1) Make connection between FRC 9 and FPGA board to the stepper motor
connector of
VTU card 1
2) Make the connection between FRC 1 of FPGA board to the DIP switch connector of
VTU card 1.
3) Then open xilinx impact s/w, select slave serial mode and select the respective bit file
and click program.
4) Make the reset switch on.
5) Visualize the speed variation of stepper motor by changing counter value in the
program.

RESULT: The stepper motor runs with varying speed by changing the counter value

2.WRITE A HDL CODE TO CONTROL EXTERNAL LIGHTS USING

RELAYS

HDL MANUAL 52 EC Dept, RNSIT

HDL LAB IVth Sem EC
VHDL CODE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity externallc is
Port ( cnt : in std_logic;
light : out std_logic);
end externallc;

architecture Behavioral of externallc is

begin
light<=cnt;

end Behavioral;

NET "cnt" LOC = "p74";

NET "light" LOC = "p7";

PROCEDURE:
1.Make the connections b/w FRC9 of fpga board to external light connector of vtu card 2
2.Make connection b/w FRC1 of fpga board to the dip switch connector of vtucard2
3.Connect the Downloading cable and power supply to fpga board.
1. Then open the xilinx impact software select the slave serial mode and select
respective bit file and click program
2. Make the reset switch on and listen to the tick sound.

RESULT: Once the pin p74 (reset) is switched on the tick sound is heard at the external light
junction.

3.WRITE HDL CODE TO GENERATE DIFFERENT

WAVEFORMS(SAWTOOTH, SINE WAVE, SQUARE, TRIANGLE,

HDL MANUAL 53 EC Dept, RNSIT

HDL LAB IVth Sem EC
RAMP ETC) USING DAC CHANGE THE FREQUENCY AND
AMPLITUDE.

SAWTOOTH
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity sawtooth is
Port ( clk,rst : in std_logic;
dac : out std_logic_vector(0 to 7));
end sawtooth;

architecture Behavioral of sawtooth is

signal temp:std_logic_vector(3 downto 0);
signal cnt:std_logic_vector( 0 to 7);

begin
process(clk)
begin
if rising_edge(clk) then
temp<= temp+'1';
end if;
end process;
process (temp(3),cnt)
begin
if rst='1' then cnt<="00000000";
elsif rising_edge(temp(3)) then
cnt<= cnt+1;
end if;
end process;
dac<=cnt;
end Behavioral;

SQUARE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity squarewg is
Port ( clk,rst : in std_logic;
dac : out std_logic_vector(0 to 7));
end squarewg;

HDL MANUAL 54 EC Dept, RNSIT

HDL LAB IVth Sem EC

architecture Behavioral of squarewg is

signal temp:std_logic_vector(3 downto 0);
signal cnt:std_logic_vector(0 to 7);
signal en: std_logic;

begin
process(clk)
begin
if rising_edge(clk) then
temp<= temp+'1';
end if;
end process;

process(temp(3))
begin
if rst='1' then cnt<="00000000";
elsif rising_edge (temp(3)) then
if cnt< 255 and en='0' then
cnt<=cnt+1;
en<='0';
dac<="00000000";
elsif cnt=0 then en<='0';
else en<='1';
cnt<=cnt-1;
dac<="11111111";
end if;
end if;
end process;
end Behavioral;

TRIANGLE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity triangwg is
Port ( clk,rst : in std_logic;
dac : out std_logic_vector(0 to 7));
end triangwg;

architecture Behavioral of triangwg is

signal temp: std_logic_vector( 3 downto 0);
signal cnt: std_logic_vector(0 to 8);
signal en:std_logic;
begin
process(clk)
begin

HDL MANUAL 55 EC Dept, RNSIT

HDL LAB IVth Sem EC
if rising_edge(clk) then
temp<= temp+1;
end if;
end process;
process( temp(3))
begin
if rst='1' then cnt<="000000000";
elsif rising_edge(temp(3)) then
cnt<=cnt+1;
if cnt(0)='1' then
dac<=cnt(1 to 8);
else
dac<= not(cnt( 1 to 8));
end if;
end if;
end process;

end Behavioral;

RAMP
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity rampwg is
Port ( clk,rst : in std_logic;
dac : out std_logic_vector(0 to 7));
end rampwg;

architecture Behavioral of rampwg is

signal temp:std_logic_vector(3 downto 0);
signal cnt:std_logic_vector( 0 to 7);

begin
process(clk)
begin
if rising_edge(clk) then
temp<= temp+'1';
end if;
end process;
process (temp(3),cnt)
begin
if rst='1' then cnt<="00000000";
elsif rising_edge(temp(3)) then
cnt<= cnt+15;
end if;
end process;
dac<=cnt;

HDL MANUAL 56 EC Dept, RNSIT

HDL LAB IVth Sem EC

end Behavioral;

SINE WAVE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity sinewave is
Port ( clk,rst : in std_logic;
dac_out : out std_logic_vector(0 to 7));
end sinewave;
architecture Behavioral of sinewave is
signal temp: std_logic_vector(3 downto 0);
signal counter: std_logic_vector(0 to 7);
signal en: std_logic; 4.DAC
begin NET "CLK" LOC="p18";
process(clk) is NET "dac_out<0>" LOC="p27";
begin NET "dac_out<1>" LOC="p26";
if rising_edge (clk) then NET "dac_out<2>" LOC="p22";
temp<= temp+'1'; NET "dac_out<3>" LOC="p23";
end if; NET "dac_out<4>" LOC="p21";
end process; NET "dac_out<5>" LOC="p19";
process(temp(3)) is NET "dac_out<6>" LOC="p20";
begin NET "dac_out<7>" LOC="p4";
if rst='1' then counter<="00000000";
NET "rst" LOC="p74";
elsif rising_edge(temp(3)) then
if counter<255 and en='0' then
counter<= counter+31; en<='0';
elsif counter=0 then en<='0';
else en<='1';
counter<= counter-31;
end if;
end if;
end process;
dac_out<= counter;

end Behavioral;
PROCEDURE:
1) Make connection between FRC 5 and FPGA and DAC connector of VTU card 2.
2) Make the connection between FRC 1 of FPGA board to the DIP switch connector of VTU
card 2.
3) Then open xilinx impact s/w, select slave serial mode and select the respective bit file and
click program.
4) Make the reset switch on.

RESULT:The waveform obtained Ramp, Saw tooth, Triangular, Sine and Square waves are
as per the graph.

HDL MANUAL 57 EC Dept, RNSIT

HDL LAB IVth Sem EC

4. WRITE A HDL CODE TO DISPLAY MESSAGES ON THE GIVEN

SEVEN SEGMENT DISPLAY

VHDL CODE
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL; 5. KEY BOARD TO 7 SEGMENT DISPLAY
NET "CLK" LOC="p18";
entity sevkeybrd is NET "disp_cnt<0>" LOC="p30";
Port ( read : in std_logic_vector(3 downto 0); NET "disp_cnt<1>" LOC="p29";
clk : in std_logic; NET "disp_cnt<2>" LOC="p31";
scan : inout std_logic_vector(3 downto 0); NET "disp_cnt<3>" LOC="p38";
disp_cnt : out std_logic_vector(3 downto 0); NET "disp<0>" LOC="p26";
disp1 : out std_logic_vector(6 downto 0)); NET "disp<1>" LOC="p22";
end sevkeybrd; NET "disp<2>" LOC="p23";
NET "disp<3>" LOC="p21";
architecture Behavioral of sevkeybrd is
signal cnt_2bit:std_logic_vector(1 downto 0); NET "disp<4>" LOC="p19";
begin NET "disp<5>" LOC="p20";
process(clk) NET "disp<6>" LOC="p4";
begin NET "read_l_in<0>" LOC="122";
if clk='1' and clk'event then NET "read_l_in<1>" LOC="124";
cnt_2bit<= cnt_2bit+1; NET "read_l_in<2>" LOC="129";
end if; NET "read_l_in<3>" LOC="126";
end process; NET "scan_l<0>" LOC="132";
process(cnt_2bit) NET "scan_l<1>" LOC="136";
begin NET "scan_l<2>" LOC="134";
case cnt_2bit is
NET "scan_l<3>" LOC="139";
when "00" => scan<= "0001";
when "01"=> scan<="0010";
when "10"=>scan<="0100";
when "11"=>scan<="1000";
when others=> null;
end case;
end process;
disp_cnt<="1110";
process(scan,read)
begin
case scan is
when "0001"=>case read is
when "0001"=>disp1<="1111110";
when "0010"=>disp1<="0110011";
when "0100"=>disp1<="1111111";
when "1000"=>disp1<="1001110";
when others =>disp1<="0000000";
end case;

HDL MANUAL 58 EC Dept, RNSIT

HDL LAB IVth Sem EC

when "0010"=> case read is

when "0001"=>disp1<="0110000";
when "0010"=>disp1<="1011011";
when "0100"=>disp1<="1111011";
when "1000"=>disp1<="0111101";
when others=>disp1<="0000000";
end case;

when "0100"=> case read is

when "0001"=>disp1<="1101101";
when "0010"=>disp1<="1011111";
when "0100"=>disp1<="1110111";
when "1000"=>disp1<="1001111";
when others=>disp1<="0000000";
end case;

when "1000"=> case read is

when "0001"=>disp1<="1111001";
when "0010"=>disp1<="1110000";
when "0100"=>disp1<="0011111";
when "1000"=>disp1<="1000111";
when others=>disp1<="0000000";
end case;
when others=> null;
end case;
end process;
end Behavioral;

PROCEDURE:
1) Make connection between FRC 5 and FPGA board to the seven segment connector of
VTU card 1.
2) Make the connection between FRC 4 to FPGA board to K/B connector of VTU card1.
3) Then open xilinx impact s/w, select slave serial mode and select the respective bit file
and click program.
4) Make the reset switch on.
5) Change the pressing of Hex Keys to watch the display on LCD’s ranging from 0000 to
FFFF.
RESULT:The values from 0 to F were displayed on all 4 LCD’s with the respective Hex Key
being pressed.

I/O Pin Assignments

FOR DC & Stepper

Xilinx FPGA MOTOR
FRC FRC1 FRC2 FRC3 FRC4 FRC6 FRC7 Xilinx FPGA
1 74 84 112 122 40 58 FRC FRC9
2 75 85 114 124 41 60 1 7
3 76 86 113 129 42 63 2 5
HDL MANUAL 59 EC Dept, RNSIT
HDL LAB IVth Sem EC
4 78 87 115 126 48 64 3 3
5 77 93 117 132 50 65 4 141
6 80 94 118 136 51 66 9 5V
7 79 95 121 134 56 67 10 GND
8 83 100 123 139 57 28
9 VCC VCC VCC VCC VCC VCC
10 GND GND GND GND GND GND
FOR LCD & DAC FOR ADC
FRC FRC5 FRC8 FRC10
1 4 96 62
2 20 99 59
3 19 101 49
4 21 102 47
5 23 103 46
6 22 116 4
7 26 120 43
8 27 131 13
9 30 133 12
10 29 137 11
11 31 138 10
12 38 140 6
13 5V 5V 5V
14 -5v -5v -5v
15 3.3 3.3 3.3
16 GND GND GND

Constrints file
1. External Light Controller
NET "cntrl" LOC="p74"; => FRC1
NET "light" LOC="p7"; => FRC9

2. DC MOTOR
NET "CLK" LOC="p18";
NET "RESET" LOC="p74";
FRC1
NET "dir" LOC="p75";
NET "pwm<0>" LOC="p5";
NET "pwm<1>" LOC="p141"; FRC9
NET "rly" LOC="p3";
NET "ROW<0>" LOC="p64";
NET "ROW<1>" LOC="p63";
FRC7
NET "ROW<2>" LOC="p60";
NET "ROW<3>" LOC="p58";
3. STEPPER MOTOR
NET "CLK" LOC="p18";
HDL MANUAL 60 EC Dept, RNSIT
HDL LAB IVth Sem EC
NET "dout<0>" LOC="p7";
NET "dout<1>" LOC="p5";
FRC9
NET "dout<2>" LOC="p3";
NET "dout<3>" LOC="p141";
NET "RESET" LOC="p74";
FRC1
NET "dir" LOC="p75";
4.DAC
NET "CLK" LOC="p18";
NET "dac_out<0>" LOC="p27";
NET "dac_out<1>" LOC="p26";
NET "dac_out<2>" LOC="p22";
NET "dac_out<3>" LOC="p23"; FRC5
NET "dac_out<4>" LOC="p21";
NET "dac_out<5>" LOC="p19";
NET "dac_out<6>" LOC="p20";
NET "dac_out<7>" LOC="p4";
NET "rst" LOC="p74"; FRC1

5. KEY BOARD TO 7 SEGMENT DISPLAY

NET "CLK" LOC="p18";
NET "disp_cnt<0>" LOC="p30";
NET "disp_cnt<1>" LOC="p29";
NET "disp_cnt<2>" LOC="p31";
NET "disp_cnt<3>" LOC="p38";
NET "disp<0>" LOC="p26";
NET "disp<1>" LOC="p22"; FRC5
NET "disp<2>" LOC="p23";
NET "disp<3>" LOC="p21";
NET "disp<4>" LOC="p19";
NET "disp<5>" LOC="p20";
NET "disp<6>" LOC="p4";
NET "read_l_in<0>" LOC="122";
NET "read_l_in<1>" LOC="124";
NET "read_l_in<2>" LOC="129";
NET "read_l_in<3>" LOC="126";
FRC4
NET "scan_l<0>" LOC="132";
NET "scan_l<1>" LOC="136";
NET "scan_l<2>" LOC="134";
NET "scan_l<3>" LOC="139";

Procedure to download the program on to FPGA

 Create new source

• Implementation constraints file
 User constraints
HDL MANUAL 61 EC Dept, RNSIT
HDL LAB IVth Sem EC
• Create Timing constraints: Give the input and output ports from the port number
look up table(pin assignment) and then save.
• Edit constraints to check the specified ports

 Click on the source file

 Implement design

 Configure device (impact)after switching on power supply

• Select the slave serial mode

• Select the source file
• Right click on xilinx and select program

 Connect input port to dip switch and output port to led’s.

Vary the inputs and view the corresponding outputs.

HDL MANUAL 62 EC Dept, RNSIT

 HDL LAB IVth Sem EC

SL. Infrastructure Requirement Actually Year of

NO. AICTE/University provided Cost/ purchase
Norms Amount
4.2.0
VHDL LAB
4.2. 10 12 20000/ 1-02-05
1 Multi-Vendor Universal Demo 240000
Board(kit includes motherboard
along with downloading Cables)
Power supply, Xilinx FPGA-100k
gate density Xilinx CPLD.
Interfacing cards VTU interface-1
& VTU interface-2
along with above motherboards to
perform all experiments of VHDL
lab as per revised VTU syllabus
4.2.2 04 06 40000/ 1-02-05
CM 640 Chipmax 240000
Pattern generator cum Logic
Analyzer-64 channel
4.2. 01 01 20000/ 1-02-05
3 Chipscope Pro-logic 20000
Analyzer from AGILENT
Technologies for on-chip
debugging and real-time analysis
of Xilinx
FPGAs
4.2.4 SiMS-VLSI Universal VLSI 02 02 38,270.40 19-07-04
Trainer/Evaluation Kit
J Tag Cable – 1No
Power Supply – 1No
Operation Manual – 1No
4.2.5 SiMS – PLD (Spartan-II, CPLD 1 set each 1 set each 9,954.00 19-07-04
cool runner, SPROM)(3 Nos)
4.2. SiMS-GPIO General purpose 01 01 4,725.00 19-07-04
6 Integrated Interface module
4.2.7 Foundation Express: XILINX 01 01 42,000.00
6.1i Version: ISE
Inclusive of all taxes Grand Total: 5,44,949.40

HDL MANUAL 63 EC Dept, RNSIT

HDL LAB IVth Sem EC
entity bcd is
Port ( clr,clk,dir : in STD_LOGIC;
q : inout STD_LOGIC_VECTOR (3 downto 0);
tc : out STD_LOGIC);
end bcd;
architecture Behavioral of bcd is
signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;
process(clkd,clr)
variable temp:std_logic_vector(3 downto 0);
begin
if(clr='1')then
temp:="0000";tc<='0';
elsif rising_edge(clkd(21)) then
if (dir='1') then
temp:=temp+1;
elsif(dir='0') then
temp:=temp-1;
end if;
if(dir='1' and temp="1010") then
temp:="0000"; tc<='1';
elsif(dir='0' and temp="1111") then
temp:="1001"; tc<='1';
else tc<='0';
end if;
end if;
q<=temp;
end process;

end Behavioral;

entity bin_as is
Port ( dir,clr,clk : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (3 downto 0));
end bin_as;

architecture Behavioral of bin_as is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
HDL MANUAL 64 EC Dept, RNSIT
HDL LAB IVth Sem EC
end process;

process(clkd)
variable temp:std_logic_vector(3 downto 0):="0010";
begin

if rising_edge(clkd(21)) then
if (clr='0') then
if (dir='1') then
temp:=temp+'1';
else
temp:=temp-'1';
end if;
else temp:="0000";
end if;
end if;
q<=temp;
end process;

end Behavioral;

entity binary is
Port ( dir,clk,clr : in STD_LOGIC;
q : out STD_LOGIC_vector(3 downto 0));
end binary;

architecture Behavioral of binary is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;
process(clkd,clr)
variable temp:std_logic_vector(3 downto 0):="0010";
begin
if (clr='0') then
if rising_edge(clkd(21)) then
if dir='1' then
temp:=temp+'1';
else
temp:=temp-'1';
end if;
else temp:="0000";
end if;
end if;
HDL MANUAL 65 EC Dept, RNSIT
HDL LAB IVth Sem EC
q<=temp;
end process;

end Behavioral;

entity gray is
Port ( clr,clk : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (2 downto 0));
end gray;

architecture Behavioral of gray is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clr,clkd)
variable temp:std_logic_vector(2 downto 0);
begin
if(clr='0') then
if rising_edge(clkd(21)) then
case temp is
when "000"=> temp:="001";
when "001"=> temp:="011";
when "011"=> temp:="010";
when "010"=> temp:="110";
when "110"=> temp:="111";
when "111"=> temp:="101";
when "101"=> temp:="100";
when "100"=> temp:="000";
when others => null;
end case;
end if;
else temp:="000";
end if;
q<=temp;
end process;

end Behavioral;

entity johnc is
Port ( clk,clr : in STD_LOGIC;

HDL MANUAL 66 EC Dept, RNSIT

HDL LAB IVth Sem EC
q : inout STD_LOGIC_VECTOR (3 downto 0));
end johnc;

architecture Behavioral of johnc is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clkd,clr)
begin
if (clr='1') then q<="0000";
elsif rising_edge(clkd(21)) then

q<=(not q(0))& q(3 downto 1);

end if;

end process;

end Behavioral;

entity ring is
Port ( clk,clr,l : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 downto 0));

end ring;

architecture Behavioral of ring is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clkd,clr)
begin
if (clr='1') then q<="0000";
elsif rising_edge(clkd(21)) then
if (l='1') then
q<="1000";
else
HDL MANUAL 67 EC Dept, RNSIT
HDL LAB IVth Sem EC
q<=q(0) & q(3 downto 1);
end if;
end if;
end process;

end Behavioral;

module alu1(a,b,s,en,y);
input [3:0] s,a,b;
input en;
output reg [7:0] y;
always@(a,b,s,en,y)
begin
if(en==1)
begin
case(s)
4'd0:y=a+b;
4'd1:y=a-b;
4'd2:y=a*b;
4'd3:y={4'd0,~a};
4'd4:y={4'd0,(a&b)};
4'd5:y={4'd0,(a|b)};
4'd6:y={4'd0,(a^b)};
4'd7:y={4'd0,~(a&b)};
4'd8:y={4'd0,~(a|b)};
4'd9:y={4'd0,(~a^b)};
default:begin end
endcase
end
else
y=8'd0;
end

endmodule
module bcd(clr,clk,dir, tc, q);
input clr,clk,dir;
output reg tc;
output reg[3:0] q;
always@(posedge clk,posedge clr)
begin
if(clr==1)
q=4'd0;
else
begin
if (dir==1)
q=q+1;
else if(dir==0)
q=q-1;
if(dir==1 & q==4'd10)
begin
q=4'd0;tc=1'b1;
end
else if(dir==0 & q==4'd15)
begin

HDL MANUAL 68 EC Dept, RNSIT

HDL LAB IVth Sem EC
q=1'd9;tc=1'b1;
end
else tc=1'b0;
end
end

endmodule
module bin_as(clk,clr,dir, temp);
input clk,clr,dir;
output reg[3:0] temp;
always@(posedge clk,posedge clr)
begin
if(clr==0)
begin
if(dir==0)
temp=temp+1;
else temp=temp-1;
end
else
temp=4'd0;
end
endmodule

module binary(clk,clr,dir, temp);

input clk,clr,dir;
output reg[3:0]temp;
always@(posedge clk)
begin
if(clr==0)
begin
if(dir==0)
temp=temp+1;
else temp=temp-1;
end
else
temp=4'd0;
end

endmodule

module gray(clr,clk, q);

input clr,clk;
output reg[2:0] q;
reg temp=3'd0;
always@(posedge clk,posedge clr)
begin
if(clr==0)
begin
case(temp)
3'd0:q=3'd1;
3'd1:q=3'd3;
3'd2:q=3'd6;
3'd3:q=3'd2;
3'd6:q=3'd7;
3'd7:q=3'd5;
3'd5:q=3'd4;
3'd4:q=3'd0;
endcase

HDL MANUAL 69 EC Dept, RNSIT

HDL LAB IVth Sem EC
end
else q=3'd0;
end

endmodule

module jhonson(clk,clr, q);

input clk,clr;
output reg[3:0] q;
always@(posedge clk,posedge clr)
begin
if(clr==1)
q=4'd0;
else
q={(~q[0]), q[3:1]};
end

endmodule
module ring(clk,clr,l, q);
input clk,clr,l;
output reg[3:0] q;
always@(posedge clk,posedge clr)
begin
if(clr==1)
q=4'd0;
else
begin
if (l==1)
q=4'd8;
else
q={q[0], q[3:1]};
end
end

endmodule

entity bcd is
Port ( clr,clk,dir : in STD_LOGIC;
q : inout STD_LOGIC_VECTOR (3 downto 0);
tc : out STD_LOGIC);
end bcd;
architecture Behavioral of bcd is
signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;
process(clkd,clr)
variable temp:std_logic_vector(3 downto 0);
begin
if(clr='1')then
temp:="0000";tc<='0';
elsif rising_edge(clkd(21)) then
if (dir='1') then

HDL MANUAL 70 EC Dept, RNSIT

HDL LAB IVth Sem EC
temp:=temp+1;
elsif(dir='0') then
temp:=temp-1;
end if;
if(dir='1' and temp="1010") then
temp:="0000"; tc<='1';
elsif(dir='0' and temp="1111") then
temp:="1001"; tc<='1';
else tc<='0';
end if;
end if;
q<=temp;
end process;

end Behavioral;

entity bin_as is
Port ( dir,clr,clk : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (3 downto 0));
end bin_as;

architecture Behavioral of bin_as is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clkd)
variable temp:std_logic_vector(3 downto 0):="0010";
begin

if rising_edge(clkd(21)) then
if (clr='0') then
if (dir='1') then
temp:=temp+'1';
else
temp:=temp-'1';
end if;
else temp:="0000";
end if;
end if;
q<=temp;
end process;

end Behavioral;

ntity binary is
Port ( dir,clk,clr : in STD_LOGIC;
q : out STD_LOGIC_vector(3 downto 0));
end binary;

architecture Behavioral of binary is

signal clkd:std_logic_vector(21 downto 0);

HDL MANUAL 71 EC Dept, RNSIT

HDL LAB IVth Sem EC
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;
process(clkd,clr)
variable temp:std_logic_vector(3 downto 0):="0010";
begin
if (clr='0') then
if rising_edge(clkd(21)) then
if dir='1' then
temp:=temp+'1';
else
temp:=temp-'1';
end if;
else temp:="0000";
end if;
end if;
q<=temp;
end process;

end Behavioral;
entity gray is
Port ( clr,clk : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (2 downto 0));
end gray;

architecture Behavioral of gray is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clr,clkd)
variable temp:std_logic_vector(2 downto 0);
begin
if(clr='0') then
if rising_edge(clkd(21)) then
case temp is
when "000"=> temp:="001";
when "001"=> temp:="011";
when "011"=> temp:="010";
when "010"=> temp:="110";
when "110"=> temp:="111";
when "111"=> temp:="101";
when "101"=> temp:="100";
when "100"=> temp:="000";
when others => null;
end case;
end if;

HDL MANUAL 72 EC Dept, RNSIT

HDL LAB IVth Sem EC
else temp:="000";
end if;
q<=temp;
end process;

end Behavioral;

entity johnc is
Port ( clk,clr : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 downto 0));

end johnc;

architecture Behavioral of johnc is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clkd,clr)
begin
if (clr='1') then q<="0000";
elsif rising_edge(clkd(21)) then

q<=(not q(0))& q(3 downto 1);

end if;

end process;

end Behavioral;

entity ring is
Port ( clk,clr,l : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 downto 0));

end ring;

architecture Behavioral of ring is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clkd,clr)
begin
if (clr='1') then q<="0000";
elsif rising_edge(clkd(21)) then
if (l='1') then
q<="1000";

HDL MANUAL 73 EC Dept, RNSIT

HDL LAB IVth Sem EC
else
q<=q(0) & q(3 downto 1);
end if;
end if;
end process;

end Behavioral;

FLIP FLOPS

entity dff is
Port ( d,clk : in STD_LOGIC;
q,qb : out STD_LOGIC);
end dff;

architecture Behavioral of dff is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clkd)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process (clk)
variable temp: std_logic;
begin
if rising_edge(clk) then
temp:=d;
end if;
q<=temp;qb<=not temp;
end process;

end Behavioral;

entity jkff is
Port ( j,k,rst,clk : in STD_LOGIC;
q,qb : out STD_LOGIC);
end jkff;

architecture Behavioral of jkff is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clkd)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clk,rst)
variable jk:std_logic_vector(1 downto 0);

HDL MANUAL 74 EC Dept, RNSIT

HDL LAB IVth Sem EC
variable temp:std_logic:='0';
begin
jk:=j&k;
if (rst ='0')then
if rising_edge(clk) then
case jk is
when "01"=> temp:='0';

when "10"=> temp:='1';

when "11"=> temp:=not temp;
when others=> null;
end case;
end if;
else temp:='0';
end if;
q<=temp;
qb<=not temp;
end process;

end Behavioral;
entity srff is
Port ( s,r,rst,clk : in STD_LOGIC;
q,qb : out STD_LOGIC);
end srff;

architecture Behavioral of srff is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clkd)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process(clk,rst)
variable sr:std_logic_vector(1 downto 0);
variable temp1,temp2:std_logic:='0';
begin
sr:=s&r;
if (rst ='0')then
if rising_edge(clk) then
case sr is
when "01"=> temp1:='0'; temp2:='1';

when "10"=> temp1:='1'; temp2:='0';

when "11"=> temp1:='1'; temp2:='1';
when others=> null;
end case;
end if;
else temp1:='0'; temp2:='1';
end if;
q<=temp1;qb<=temp2;
end process;
end Behavioral;

entity tff is
Port ( t,clk : in STD_LOGIC;

HDL MANUAL 75 EC Dept, RNSIT

HDL LAB IVth Sem EC
q,qb : out STD_LOGIC);
end tff;

architecture Behavioral of tff is

signal clkd:std_logic_vector(21 downto 0);
begin
process(clkd)
begin
if rising_edge(clk) then
clkd<= clkd + '1';
end if;
end process;

process (clk)
variable temp:std_logic:='0';
begin
if rising_edge(clk) then
if (t='1') then
temp:=not temp;
else
temp:=temp;
end if;
end if;
q<=temp;qb<=not temp;
end process;
end Behavioral;

VERILOG FP
module dff(d,clk,rst,q,qb);
input d,clk,rst;
output q,qb;
reg q,qb;
reg temp=0;

always@(posedge clk,posedge rst)

begin
if (rst==0)
temp=d;
else
temp=temp;
q=temp;
qb=~ temp ;
end
endmodule
module jkff(j,k,clk,rst, q,qb);
input j,k,clk,rst;
output q,qb;
reg q,qb;
reg [1:0]jk;
always@(posedge clk,posedge rst)
begin
jk={j,k};
if(rst==0)
begin
case (jk)
2'd1:q=1'b0;
2'd2:q=1'b1;
2'd3:q=~q;

HDL MANUAL 76 EC Dept, RNSIT

HDL LAB IVth Sem EC
default: begin end
endcase
end
else

q=1'b0;

qb=~q;

end
endmodule
module srff(s,r,clk,rst, q,qb);
input s,r,clk,rst;
output q,qb;
reg q,qb;
reg [1:0]sr;
always@(posedge clk,posedge rst)
begin
sr={s,r};
if(rst==0)
begin
case (sr)
2'd1:q=1'b0;
2'd2:q=1'b1;
2'd3:q=1'b1;
default: begin end
endcase
end
else
begin
q=1'b0;
end

qb=~q;
end

endmodule
module tff(t,clk,rst, q,qb);
input t,clk,rst;
output q,qb;
reg q,qb;
reg temp=0;
always@(posedge clk,posedge rst)
begin

if (rst==0) begin
if(t==1) begin
temp=~ temp;
end
else
temp=temp;

end

q=temp;qb=~temp;
end

HDL MANUAL 77 EC Dept, RNSIT

HDL LAB IVth Sem EC

endmodule

module alu1(a,b,s,en,y);
input [3:0] s,a,b;
input en;
output reg [7:0] y;
always@(a,b,s,en,y)
begin
if(en==1)
begin
case(s)
4'd0:y=a+b;
4'd1:y=a-b;
4'd2:y=a*b;
4'd3:y={4'd0,~a};
4'd4:y={4'd0,(a&b)};
4'd5:y={4'd0,(a|b)};
4'd6:y={4'd0,(a^b)};
4'd7:y={4'd0,~(a&b)};
4'd8:y={4'd0,~(a|b)};
4'd9:y={4'd0,(~a^b)};
default:begin end
endcase
end
else
y=8'd0;
end

endmodule

HDL MANUAL 78 EC Dept, RNSIT