Professional Documents
Culture Documents
VDD Direction
Control
10 µA VBAT
6 µA CURRENT
G=0.001
+ LIMIT
G=0.001 1 kΩ -
PROG
+ CA
Reference -
Generator 111 kΩ
VREF (1.21V) 310 kΩ 10 kΩ
+
72.7 kΩ -
PRECONDITION
470.6 kΩ
6 µA
+ 48 kΩ
-
TERMINATIO N
+
-
6 kΩ CHARG E
+ VA
-
157.3 kΩ
50 µA
+
-
175 kΩ SHDN
+ STAT1
Charge
- Control,
54 kΩ LDO Timer,
+ and STAT2
Status
- Logic
121 kΩ UVLO
VSS
+ PG (TE)
-
470.6kΩ HTVT
THERM
+
-
LTVT
1 MΩ 121 kΩ
DC CHARACTERISTICS
Electrical Specifications: Unless otherwise specified, all limits apply for VDD= [VREG(Typical)+0.3V] to 6V, TA=-40°C to 85°C.
Typical values are at +25°C, VDD= [VREG(Typical)+1.0V]
Parameters Sym Min Typ Max Units Conditions
Supply Input
Supply Voltage VDD 3.75 — 6 V Charging
VREG(Typ- — 6 V Charge Complete, Standby
ical)+0.3V
Supply Current ISS — 2000 3000 µA Charging
— 150 300 µA Charge Complete
— 100 300 µA Standby (No Battery or PROG
Floating)
— 50 100 µA Shutdown (VDD < VBAT, or
VDD < VSTOP)
UVLO Start Threshold VSTART 3.4 3.55 3.7 V VDD Low-to-High
UVLO Stop Threshold VSTOP 3.3 3.45 3.6 V VDD High-to-Low
UVLO Hysteresis VHYS — 100 — mV
Voltage Regulation (Constant Voltage Mode, System Test Mode)
Regulated Output Voltage VREG 4.168 4.20 4.232 V VDD=[VREG(Typical)+1V]
4.318 4.35 4.382 V IOUT=10 mA
4.367 4.40 4.433 V TA=-5°C to +55°C
4.467 4.50 4.533 V
Line Regulation |(ΔVBAT/VBAT) — 0.10 0.30 %/V VDD=[VREG(Typical)+1V] to
/ΔVDD| 6V, IOUT=10 mA
Load Regulation |ΔVBAT/ VBAT| — 0.10 0.30 % IOUT=10 mA to 100 mA
VDD=[VREG(Typical)+1V]
Supply Ripple Attenuation PSRR — 58 — dB IOUT=10 mA, 10Hz to 1 kHz
— 47 — dB IOUT=10 mA, 10Hz to 10 kHz
— 25 — dB IOUT=10 mA, 10Hz to 1 MHz
Current Regulation (Fast Charge Constant Current Mode)
Fast Charge Current Regulation IREG 90 100 110 mA PROG = 10 kΩ
900 1000 1100 mA PROG = 1.0 kΩ
TA=-5°C to +55°C
Maximum Output Current Limit IMAX — 1200 — mA PROG < 833Ω
AC CHARACTERISTICS
Electrical Specifications: Unless otherwise specified, all limits apply for VDD= [VREG(Typical)+0.3V] to 6V, TA=-40°C to 85°C.
Typical values are at +25°C, VDD= [VREG(Typical)+1.0V]
Parameters Sym Min Typ Max Units Conditions
UVLO Start Delay tSTART — — 5 ms VDD Low-to-High
Current Regulation
Transition Time Out of Preconditioning tDELAY — — 1 ms VBAT<VPTH to VBAT>VPTH
Current Rise Time Out of Preconditioning tRISE — — 1 ms IOUT Rising to 90% of IREG
Preconditioning Comparator Filter Time tPRECON 0.4 1.3 3.2 ms Average VBAT Rise/Fall
Termination Comparator Filter Time tTERM 0.4 1.3 3.2 ms Average IOUT Falling
Charge Comparator Filter Time tCHARGE 0.4 1.3 3.2 ms Average VBAT Falling
Thermistor Comparator Filter Time tTHERM 0.4 1.3 3.2 ms Average THERM Rise/Fall
Elapsed Timer
Elapsed Timer Period tELAPSED 0 0 0 Hours Timer Disabled
3.6 4.0 4.4 Hours
5.4 6.0 6.6 Hours
7.2 8.0 8.8 Hours
Status Indicators
Status Output turn-off tOFF — — 200 µs ISINK = 1 mA to 0 mA
Status Output turn-on tON — — 200 µs ISINK = 0 mA to 1 mA
TEMPERATURE SPECIFICATIONS
Electrical Specifications: Unless otherwise specified, all limits apply for VDD= [VREG(Typical)+0.3V] to 6V.
Typical values are at +25°C, VDD= [VREG(Typical)+1.0V]
Parameters Symbol Min Typ Max Units Conditions
Temperature Ranges
Specified Temperature Range TA -40 — +85 °C
Operating Temperature Range TA -40 — +125 °C
Storage Temperature Range TA -65 — +150 °C
Thermal Package Resistances
Thermal Resistance, MSOP-10 θJA — 113 — °C/W 4-Layer JC51-7 Standard
Board, Natural Convection
Thermal Resistance, DFN-10, 3 mm x 3 mm θJA — 41 — °C/W 4-Layer JC51-7 Standard
Board, Natural Convection
4.210 1000
Battery Regulation Voltage
MCP73833
4.205
4.190 100
4.185
IOUT = 500 mA
4.180
IOUT = 900 mA
4.175
4.170 10
4.50 4.75 5.00 5.25 5.50 5.75 6.00 1 3 5 7 9 11 13 15 17 19 21
FIGURE 2-1: Battery Regulation Voltage FIGURE 2-4: Charge Current (IOUT) vs.
(VBAT) vs. Supply Voltage (VDD). Programming Resistor (RPROG).
4.220 104
Battery Regulation Voltage (V)
MCP73833 RPROG = 10 k:
IOUT = 10 mA
103
4.210
Charge Current (mA)
4.180 99
IOUT = 500 mA
98
4.170 IOUT = 900 mA 97
4.160 96
-40
-30
-20
-10
0
10
20
30
40
50
60
70
80
FIGURE 2-2: Battery Regulation Voltage FIGURE 2-5: Charge Current (IOUT) vs.
(VBAT) vs. Ambient Temperature (TA). Supply Voltage (VDD).
0.40 1004
Output Leakage Current (PA)
RPROG = 1 k:
0.35
1002
Charge Current (mA)
+85°C 1000
0.30
-40°C 998
0.25
996
0.20 +25°C
994
0.15
992
0.10
990
0.05
988
0.00
986
3.00 3.20 3.40 3.60 3.80 4.00 4.20
4.50 4.75 5.00 5.25 5.50 5.75 6.00
Battery Regulation Voltage (V) Supply Voltage (V)
FIGURE 2-3: Output Leakage Current FIGURE 2-6: Charge Current (IOUT) vs.
(IDISCHARGE) vs. Battery Regulation Voltage Supply Voltage (VDD).
(VBAT).
120 52.0
51.0
80 50.5
60 50.0
49.5
40
49.0
20 48.5
0 48.0
-40
-30
-20
-10
0
10
20
30
40
50
60
70
80
25
35
45
55
65
75
85
95
105
115
125
135
145
155
Junction Temperature (°C) Ambient Temperature (°C)
FIGURE 2-7: Charge Current (IOUT) vs. FIGURE 2-10: Thermistor Bias Current
Junction Temperature (TJ). (ITHRERM) vs. Ambient Temperature (TA).
1200 0
RPROG = 1 k: VAC = 100 mVp-p
-10 IOUT = 10 mA
1000
Charge Current (mA)
FIGURE 2-8: Charge Current (IOUT) vs. FIGURE 2-11: Power Supply Ripple
Junction Temperature (TJ). Rejection (PSRR).
52.0 0
Thermistor Bias Current (PA)
Ceramic
50.5
-20
50.0 -30
49.5
-40
49.0
48.5 -50
48.0 -60
4.50 4.75 5.00 5.25 5.50 5.75 6.00 0.01 0.1 1 10 100 1000
Supply Voltage (V) Frequency (kHz)
FIGURE 2-9: Thermistor Bias Current FIGURE 2-12: Power Supply Ripple
(ITHRERM) vs. Supply Voltage (VDD). Rejection (PSRR).
0
20
40
60
80
100
120
140
160
180
200
Time (µs) Time (µs)
FIGURE 2-13: Line Transient Response. FIGURE 2-16: Load Transient Response.
10 0.00
8 -0.05 3.0 120
6 -0.10
4 -0.15 2.0 80
30
60
90
120
150
180
210
Time (µs) Time (Minutes)
FIGURE 2-14: Line Transient Response. FIGURE 2-17: Complete Charge Cycle
(180 mA Li-Ion Battery).
0.25 0.00
0.20 -0.02 3.0 120
0.15 -0.04
0.10 -0.06 2.0 80
0.05 -0.08 MCP73833-FCI/MF
COUT = 4.7 µF, X7R 1.0 VDD = 5.2V 40
0.00 Ceramic -0.10 RPROG = 10.0 k:
-0.05 -0.12 0.0 0
0
20
40
60
80
100
120
140
160
180
200
0 2 4 6 8 10
Time (µs) Time (Minutes)
FIGURE 2-15: Load Transient Response. FIGURE 2-18: Charge Cycle Start -
Preconditioning (180 mAh Li-Ion Battery).
3.1 Battery Management Input Supply 3.6 Timer Enable Input (TE)
(VDD) MCP73834 Only
A supply voltage of [VREG (typical) + 0.3V] to 6V is The timer enable (TE) input option is used to enable or
recommended. Bypass to VSS with a minimum of 1 µF. disable the internal timer. A low signal on this pin
enables the internal timer and a high signal disables
3.2 Charge Status Outputs (STAT1, the internal timer. The TE input can be used to disable
STAT2) the timer when the charger is supplying current to
charge the battery and power the system load. The TE
STAT1 and STAT2 are open-drain logic outputs for con- input is compatible with 1.8V logic.
nection to a LED for charge status indication.
Alternatively, a pull-up resistor can be applied for 3.7 Thermistor Input (THERM)
interfacing to a host microcontroller.
An internal 50 µA current source provides the bias for
3.3 Battery Management 0V Reference most common 10 kΩ negative-temperature coefficient
thermistors (NTC). The MCP73833/4 compares the
(VSS) voltage at the THERM pin to factory set thersholds of
Connect to negative terminal of battery and input 1.20V and 0.25V, typically.
supply.
3.8 Battery Charge Control Output
3.4 Current Regulation Set (PROG) (VBAT)
Preconditioning, fast charge, and termination currents Connect to positive terminal of battery. Drain terminal
are scaled by placing a resistor from PROG to VSS. of internal P-channel MOSFET pass transistor. Bypass
The charge management controller can be disabled by to VSS with a minimum of 1 µF to ensure loop stability
allowing the PROG input to float. when the battery is disconnected.
3.5 Power Good Indication (PG) 3.9 Exposed Thermal Pad (EP)
MCP73833 Only There is an internal electrical connection between the
Exposed Thermal Pad (EP) and the VSS pin; they must
The power good (PG) option is a pseudo open-drain
be connected to the same potential.
output. The PG output can sink current, but not source
current. However, there is a diode path back to the
input, and, as such, the PG output should only be
pulled up to the input. The PG output is low whenever
the input to the MCP73833 is above the UVLO
threshold and greater than the battery voltage.
PRECONDITIONING MODE
Charge Current (IPREG
STAT1 = LOW
STAT2 = Hi-Z
PG = LOW
Timer Reset
VBAT = VREG
1200
RPROG = 1 kΩ
1000
Charge Current (mA)
800
600
400
200
0
25
35
45
55
65
75
85
95
105
115
125
135
145
155
20
40
60
80
100
120
140
160
3.0 1.20
(RPROG)
The preferred fast charge current for Lithium-Ion cells
2.0 0.80 is at the 1C rate, with an absolute maximum current at
MCP73833-FCI/MF the 2C rate. For example, a 500 mAh battery pack has
1.0 VDD = 5.2V 0.40
a preferred fast charge current of 500 mA. Charging at
RPROG = 1.00 k:
0.0 0.00
this rate provides the shortest charge cycle times
without degradation to the battery pack performance or
0
10
MCP73833
VSS
CIN COUT
VDD VBAT
STAT1 THERM
STAT2 PG
RPROG
VSS
VDD VBAT
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
!" #$
% 2
%&
%! %*" ) ' %
*$%
%"%
%%133)))&
&3*
D e
b
N N
L
K
E E2
EXPOSED
PAD
NOTE 1 NOTE 1
1 2 2 1
D2
TOP VIEW BOTTOM VIEW
A3 A1 NOTE 2
& ' (
)
* #'(
$
% 2
%&
%! %*" ) ' %
*$%
%"%
%%133)))&
&3*
D
N
E1
NOTE 1
1 2
b
e
c
A A2 φ
L
A1
L1
% % 5 .,2
2
% I ? = :?
5"
* : = +
5";"% ( . = ++
%
!"#$%! & '(!%&! %(
%")%%%"
&
","
%!"&
"$
% !
"$
% !
%#".&& "
+ &
"%
,-.
/01 / &
%#%!
))%
!%%
,21 $ &
'! !)%
!%%
'$
$
&%
!
) 0/
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
03/26/09