Professional Documents
Culture Documents
A
A ADC Design
Authors: Reid Wender
a
David Ihme
Rev 1.0
TSA002 - 16-bit Sigma Delta ADC Design TSA002-App Note
(02/6/2007)
The conventional ADC process transforms an analog input signal x(t) into a sequence of digital codes x(n) at a sampling
rate of fS = 1/T, where T denotes the sampling interval. The sampling function is equivalent to modulating the input signal
by a set of carrier signals having frequencies of 0, fS, 2fS, 3fS,..., see Figure 1. The sampled signal may be expressed as
the summation of the original signal component and the signal’s frequency modulated by integer multiples of the sampling
frequency. Therefore, any signal components about the Nyquist frequency in the input signal cannot be properly sampled
and such signals in fact will get ‘folded’ into the base-band signal creating artifacts in the sampled signal which were not
present in the original input signal. This non-linear ‘folding’ or signal distortion is referred to as aliasing. Anti-aliasing filters
are therefore required to prevent or reduce these aliasing artifacts.
Many A/D converters such as successive approximation register (SAR) and flash converters operate at the Nyquist rate
(fN). These converters typically sample the analog signal at a sample frequency (fS) approximately twice the maximum
frequency of the input signal. A Nyquist rate ADC converts the analog signal into an n-bit representation at every Nyquist
sample time. Since the Nyquist rate may only be approximately 2x the frequency of the sample pass band of interest a
high-performance low pass filter (anti-aliasing filter) is required to limit the maximum frequency components input to the
A/D converter.
Sigma delta A/D converters do not instantly digitize the incoming analog signal into a digital sample of n-bit precision at
the Nyquist rate. Instead, a sigma delta ADC over samples the analog signal by an over sample ratio of (N) resulting in fN
<< fS (over sample rates of 16, 32, 64, 128 are common). The over sampling A/D conversion is performed at a lower
precision (coarser quantization). In fact, many ΣΔ-ADC are effectively a 1-bit A/D. As shown in Figure 2, the output of the
modulator or 1-bit A/D is a bit stream with the one’s density of the stream proportional to the magnitude of the sine-wave
input. This 1-bit A/D stream that is generated at N*fS (Over Sampling Rate * NyQuist Rate) can be digitally filtered and
decimated back down to a Nyquist rate of n-bit precision samples.
Figure 3 - ΣΔ A/D stream accumulated and decimated to represent an n-bit value of the input
In addition to anti-aliasing, a Nyquist rate ADC also requires a precise sample and hold analog circuit. The circuit holds
continuous amplitude, discrete time samples of the analog waveform stable while the converter performs the quantization.
The sample and hold output is compared to a set of reference levels within the ADC. The quality and precision of these
reference levels is a limiting factor for high resolution A/D converters. For example, a 16-bit Nyquist rate ADC requires 216
– 1 (65535 different reference levels). A typical converter may span a 2V input range. The spacing between any two
reference levels is only 30 μV. This type of matching is difficult to achieve on an integrated circuit without the use of
expensive and complicated trimming techniques.
One of the major advantages of a ΣΔ-ADC over a conventional parallel or Nyquist ADC is the relaxation of the
requirements for the anti-aliasing filter. As mentioned above, the requirements of an anti-aliasing filter for a Nyquist rate
ADC require a sharp transition from the pass band (fB) to stop band (fN) as shown in Figure 4. The anti-aliasing filter for a
B
conventional ADC needs to be flat through the pass band and attenuate signals above the stop band by an attenuation
factor greater than the dynamic range of the ADC.
An over sampling A/D converter moves the sampling frequency (fS) much farther away from the Nyquist frequency than a
Nyquist rate converter by a factor of (N). Since the complexity of an anti-aliasing filter is highly proportional to the ratio of
the width of the transition band to the width of the pass band, over sampled converters require far simpler anti-aliasing
filters than Nyquist rate converters with similar performance. What may have been a complex filter requiring significant
component matching for a Nyquist rate converter may be replaced by a simple R-C filter in an over sampled converter.
The first summation and function H1(z) represents the first integrator, the second summation and function H2(z) represents
the second integrator, and the third summer represents the comparator, where QN(z) is the quantization noise generated
by the comparator. Note the one-bit DAC in the feedback loop is considered ideal and is not shown in Figure 6. That is to
say when the output of the modulator is a logic one, the output of the DAC is a positive reference voltage while the
opposite occurs when the output of the modulator is a logic zero. Analysis of the block diagram yields the transfer function
for the modulator as shown in Equation 1.
H 1 (z )H 2 (z )IN (z ) QN (z )
OUT ( z ) = + Equation 1
1 + H 1 ( z ) H 2 (z ) + H 2 (z ) 1 + H 1 ( z ) H 2 (z ) + H 2 (z )
IN(z) is the input signal, H1(z) and H2(z) are the integrator transfer functions, QN(z) is the quantization noise generated by
the comparator, and OUT(z) is the modulator output. The block diagram shows the summers in the integrators output the
difference between the output signal and the input to each integrator (Δ), while the H(z) functions are chosen so they sum
(accumulate) these differences (Σ). This functionality permits the average input to match the average output. For example,
given a sinusoidal input whose peak to peak amplitude is near the maximum allowable peak to peak amplitude of the
modulator; when the input is at its maximum positive peak the output of the modulator should be nearly all logic ones. As
the signal passes through the mid-point of the wave the modulator output should be an even mix of logic ones and zeroes.
Finally, as the sinusoidal input is at its minimum peak the modulator output should be nearly all logic zeroes.
The schematic for a second order ΣΔ modulator is shown in Figure 7 and is constructed of two switched capacitor
integrators, a clocked comparator, a 1-bit digital to analog converter and a non-overlapping clock generator. The
schematic is targeted to primitives on a via configurable array (VCA) platform developed by Triad Semiconductor. VCA
platforms contain pre-diffused analog and digital resources that are interconnected by placing vias in a global routing
fabric.
As mentioned above, the H(z) transfer functions must be selected so the average input equals the average output. To
accomplish this, the first integrator was chosen to be a delay free, parasitic insensitive integrator whose half circuit
transfer function is shown in Equation 2.
⎛C 2⎞ 1
H 1 (z ) = −⎜⎜ 1 ⎟⎟ −1
Equation 2
⎝ C11 ⎠ 1 − z
In this implementation C1 is 4 pF and C2 is 2 pF. This gives a gain of one-half. The second integrator is a parasitic
insensitive integrator whose transfer function is shown in Equation 3.
⎛ C 2 ⎞ z −1
H 2 ( z ) = ⎜⎜ 2 ⎟⎟ −1
Equation 3
⎝ C21 ⎠ 1 − z
As with the first integrator, C1 is 4 pF and C2 is 2 pF, thus giving a gain of one-half. The gains for the integrators are set in
this fashion to ensure the integrators do not saturate. Also to help avoid saturation, the amplifiers used in the integrators
have rail-to-rail output swing capability. The clocked comparator acts as the 1-bit quantizer and consists of an amplifier
whose output is connected to the D input of a flip flop. The output of the flip flop (Q) is a logic one when the voltage
between the non-inverting input and the inverting input (also, non-inverting output and inverting output of the second
integrator respectively) is positive and is a logic zero when the voltage is negative. The output of the comparator (also the
output of the modulator) controls the one-bit DAC in the feedback path. The one-bit DAC consists of transmission gates
that determine the polarity of a reference voltage to be summed with the inputs of the integrators. For the first integrator,
when the output of the modulator is a logic one, the non-inverting input is summed with the negative reference voltage.
Conversely, the inverting input of the first integrator is summed with the positive reference voltage when the modulator
output is a logic one. The polarity of the input and the polarity of the reference voltage do not match (i.e., the non-inverting
input is summed with the inverting reference when the modulator output is a logic one) for the first integrator because its
transfer function is inverting. This is required for the ΣΔ modulator to be stable. For the second integrator the polarity of
the reference voltage matches the polarity of the input. Substitution of Equation 2 and Equation 3 into Equation 1 results
in Equation 4.
OUT ( z ) = − ⎢ 1 2 1 2 ( )
⎡ (C 2C 2 )z −1 IN ( z ) + (C 1C 1) 1 − z −1 2 QN ( z ) ⎤
⎥ Equation 4
⎢⎣ C11C 2 1 − C1 2C 2 2 + C 2 2C11 ⎥⎦
Equation 4 reveals the input signal is merely delayed whereas the quantization noise is moved to higher frequencies by a
second-order differential function. The shifting of quantization noise to higher frequencies is why ΣΔ modulators are also
referred to as noise shaping modulators. Provided the frequency of the input signal is low relative to the sample rate of the
ΣΔ modulator, and a digital low pass filter is used, the quantization noise is greatly reduced. The quantization noise can
be reduced further by increasing the order of the modulator at the expense of complexity and increased component count.
Also, it has been shown for an analog to digital converter employing the second order modulator discussed here, the ideal
signal to noise ratio for a sinusoid is given by Equation 5.
⎛ f sample ⎞
SNR (dB ) ideal = 50 log⎜ ⎟ − 5.12 Equation 5
⎜ f ⎟
⎝ signal ⎠
Here fsignal is the highest frequency of interest in the input signal and fsample is the sample rate (clock frequency for the ΣΔ
modulator.) The sample frequency divided by the input signal frequency is known as the over sampling ratio. Inspection of
Equation 5 shows with every doubling of the over sampling ratio the ideal signal to noise ratio increases by 15 dB.
Digital Filtering
The over-sampled output of the ΣΔ modulator is processed by the digital filter shown in Figure 9. The decimation filter
consists of a 3 stage accumulator that serves as a Sinc3 filter followed by a 3 stage differentiator decimator circuit.
The DSM_IN 1-bit input stream is accumulated and decimated to create a 16-bit data word that is output at the ADC
Nyquist word rate. The filter is implemented as Verilog RTL code as shown below.
// decimation.v //
// Decimation filter with Sinc3 filter followed by // Decimation Filter
// Differentiator and Decimation //
// /* Decimation stage (MClkOut/ WordClk) */
module decimation( always a(negedge DSM_clk_i or posedge Reset_i)
DSM_i, if (Reset_i)
DSM_clk_i, word_count <= 8'd0;
WordClk_i; else
Reset_i, word_count <= word_count + 8'd1;
DWord_ro);
//
input DSM_clk_i; // DSM-rate clock (bit // Differentiator and Decimation
clock) //
input WordClk_i; // Output Word-rate clock always @ (posedge WordClk_i or posedge Reset_i)
input Reset_i; // Active-hi reset if(Reset_i) begin
input DSM_i; // Input from Modulator Acc3_r_d2 <= 24'd0;
output [15:0] DWord_ro; // 16-bit Output Word Diff1_q1_r <= 24'd0;
Diff2_q1_r <= 24'd0;
reg [23:0] Acc1_r; Diff1_r <= 24'd0;
reg [23:0] Acc2_r; Diff2_r <= 24'd0;
reg [23:0] Acc3_r; Diff3_r <= 24'd0;
reg [23:0] Acc3_q1_r; end
reg [23:0] Acc3_q2_r; else begin
reg [23:0] Diff1_r; Diff1_r <= Acc3_r - Acc3_q2_r;
reg [23:0] Diff2_r; Diff2_r <= Diff1_r - Diff1_q1_r;
reg [23:0] Diff3_r; Diff3_r <= Diff2_r - Diff2_q1_r;
reg [23:0] Diff1_q1_r; Acc3_q2_r <= Acc3_r;
reg [23:0] Diff2_q2_r; Diff1_q1_r <= Diff1_r;
reg [15:0] DWord_ro; Diff2_q1_r <= Diff2_r;
//
// Internal Wires DWord_ro <= Diff3_r[23:8];
// end
// 2's-comp version of DWord endmodule
wire [23:0] DWord_2comp_w;
// Sinc Filter
assign DWord_2comp_w = (DSM_i==1'b0) ? 24'd0 : 24'd1;
// Accumulator (Integrator)
Sigma delta A/D converters are an excellent way to digitize analog waveforms with high precision and low power
consumption. Historically, it has been expensive and risky to include mixed signal GDSII hard-IP blocks into a full-custom
ASIC. By using a soft-IP VCA-based approach to mixed-signal IP integration, designers can quickly incorporate low-risk,
high-performance resources into their next ASIC. Since this new design approach captures design intent at the HDL and
schematic layer and not the GDSII layer, these IP creations can be reused in future VCA designs reducing development
cost, time, and mitigating the risk of new IP inclusion.
References
David A. Johns and Ken Martin. Analog Integrated Circuit Design. John Wiley & Sons, New York, 1997
R. Jacob Baker. CMOS Mixed Signal Circuit Design. IEEE Press, Wiley-Interscience, John Wiley & Sons, New York, 2002