Microprocessor Design

VHDL Description
Preliminary

Juan Sebastián Rubiano L.

jrubianol@ucentral.edu.co

Universidad Central
Faculty of Engineering & Basic Sciences
Department of Electronic Engineering
Bogotá, Colombia

40050098 Sistemas Digitales, 2017-1

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 1

 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Microprocessor System – Basic structure

CPU (ALU & Control) [En un solo chip]

Memory
In/Out Interfaces
Internal and external buses
Central Processor Unit
(CPU)

System Bus
(Address/Data/Control)

Memory
(ROM, EPROM, Memory Input/Output
EEPROM, (RAM) Interfaces
FLASH)

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 2

 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Microprocessor – Basic internal structure

ALU
Timing and control unit
Registers
Program Counter (PC)
Timing and control signals for all components of CPU
Fetch / Execute (instructions)
Tasks

Find data in memory and I/O interfaces

Arithmetic and logic operations
Signal control

Address bus
Registers
ALU
section Data bus

Timing and control

Timing and control bus
unit
5/14/2017 Juan S. Rubiano L. Sistemas Digitales 3
 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Microprocessor System – Basic structure

Fetch / Execute: Bring memory and decode the instructions are in memory (User
Program) to generate the control signals necessary to execute the instructions.
Reset returns the entire system to default initial state.
CLK (Clock): Sets the speed at which instructions are executed by the sequencer.
Control unit

Data IR Decoder

Memory control and I/O

Status Secuencer
Control signals internal

Reset CLK
Initial value of registers. Status register.
Initial value of the Program Counter Memory status.
(PC).
5/14/2017 Juan S. Rubiano L. Sistemas Digitales 4
 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Microprocessor blocks

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 5

 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Timing diagram of microprocessor

IR

Data register

Temporal accumulator

Accumulator

PC

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 6

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 7
 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Program memory (ROM)

Instruction

Data

Instruction

Data
Program
memory Instruction
(ROM)
Data
.
.
.
.
Instruction

Data

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 8

 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

Instructions

Program
memory
(ROM)

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 9

 Faculty of Engineering & Basic Sciences
Department of Electronic Engineering

References

STALLINGS, William. Organización y Arquitectura de computadoras. Pearson. 2000.

BREY, BARRY. Los microprocesadores INTEL. Ed. Prentice Hall. México, 1.994.
MORGAN, Christopher L. Introducción al microprocesador 8086/8088 (16 Bit). McGraw-Hill.
México, 1.985.
ANGULO, Jose Maria. Microprocesadores. Arquitectura, programación y desarrollo de sistemas.
Parainfo. Madrid, 1.984.

5/14/2017 Juan S. Rubiano L. Sistemas Digitales 10