Professional Documents
Culture Documents
Research Article
Grid Connected Solar PV System with SEPIC Converter
Compared with Parallel Boost Converter Based MPPT
Correspondence should be addressed to T. Ajith Bosco Raj; ajithboscoraj@gmail.com and R. Ramesh; rramesh@annauniv.edu
Received 22 August 2013; Revised 13 January 2014; Accepted 14 January 2014; Published 3 March 2014
Copyright © 2014 T. Ajith Bosco Raj et al. This is an open access article distributed under the Creative Commons Attribution
License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly
cited.
The main objective of this work is to study the behaviour of the solar PV systems and model the efficient Grid-connected solar
power system. The DC-DC MPPT circuit using chaotic pulse width modulation has been designed to track maximum power from
solar PV module. The conversion efficiency of the proposed MPPT system is increased when CPWM is used as a control scheme.
This paper also proposes a simplified multilevel (seven level) inverter for a grid-connected photovoltaic system. The primary goal of
these systems is to increase the energy injected to the grid by keeping track of the maximum power point of the panel, by reducing
the switching frequency, and by providing high reliability. The maximum power has been tracked experimentally. It is compared
with parallel boost converter. Also this model is based on mathematical equations and is described through an equivalent circuit
including a PV source with MPPT, a diode, a series resistor, a shunt resistor, and dual boost converter with active snubber circuit.
This model can extract PV power and boost by using dual boost converter with active snubber. By using this method the overall
system efficiency is improved thereby reducing the switching losses and cost.
1000
PPV
Insolation PPV
Product Power-current characteristics
IPV ramp
IPV
3
MPP
2.5
Figure 3: L1235-37W solar module under test.
2
Amps (A)
1.5
current has sharp fluctuations with respect to irradiance.
However, for a rising operating temperature, the open-circuit 1
voltage is decreased in a nonlinear fashion [4].
The 𝑉-𝐼 characteristics are validated experimentally in 0.5
the L1235-37Wp solar module as shown in Figure 3. The
0
technical specifications of L1235-37Wp solar module under 0 5 10 15 20 25
test are given in Table 1. Figure 4 shows the 𝑉-𝐼 characteristics Voltage (V)
of L1235-37Wp which is based on the experimental results
under irradiation (𝐺) = 1000 W/m2 and temperature = 25∘ C. Figure 4: 𝑉-𝐼 characteristics of L 1235-37W solar panel.
Δ𝐼𝐿 is the peak-to-peak ripple current at the minimum input At the MPP, the rate of change of 𝜌𝑖 equals zero and 𝑅𝑖 =
voltage and 𝑓𝑆 is the switching frequency. The value of 𝐶1 𝑟𝑔
depends on RMS current, which is given by
𝜕𝑉𝑆 𝑉
𝑉 + 𝑉𝐷 𝜕𝜌𝑖 = 0, hence = 𝑆. (14)
𝐼𝐶1 (RMS) = 𝐼OUT ∗ √ OUT . (6) 𝜕𝑅𝑖 2𝑅𝑖
𝑉IN(MIN)
The equation gives the required dynamic resistance char-
The voltage rating of capacitor 𝐶1 must be greater than the acteristics of the tracker at MPP.
input voltage. The ripple voltage on 𝐶1 is given by
𝐼(OUT) ∗ 𝐷max 2.3. Generation of Chaotic PWM. In order to improve the
Δ𝑉𝐶1 = . (7) steady state performance of solar powered system, direct con-
𝐶1 ∗ 𝑓𝑆
trol Chaotic Pulse width modulated (CPWM) SEPIC con-
The parameters governing the selection of the MOSFET are verter is proposed to track maximum power from solar PV
the minimum threshold voltage 𝑉th(min) , the on-resistance module. Therefore, in order to get chaotic frequency 𝑓Δ or
𝑅DS(ON) , gate-drain charge 𝑄GD , and the maximum drain to chaotic amplitude 𝐴 Δ , chaos-based PWM (CPWM) is ana-
source voltage 𝑉DS(max) . The peak switch voltage is equal to lyzed to generate chaotic PWM. The MATLAB simulation is
𝑉IN + 𝑉OUT . The peak switch current is given by carried out as shown in Figure 5. The analogue chaotic PWM
has its advantages over the digital in its low costs and easy-to-
𝐼𝑄1 (Peak) = 𝐼𝐿 1 (PEAK) + 𝐼𝐿 2 (PEAK) . (8) design, making it suitable for high-frequency operation and
situations when design flexibility, high converter conversion
The RMS current is given by efficiency, and low cost. In order to generate chaotic pulse
width modulation, Chua’s diode is used to trigger the main
𝑉OUT
𝐼𝑄1 (RMS) = 𝐼OUT √(𝑉OUT + 𝑉IN(MIN) ) ∗ . (9) switch of SEPIC converter and to be used for reducing
𝑉IN(MIN)2 spectral peaks in tracked converter voltage.
The CPWM adopts sawtooth to modulate, but its carrier
The total power dissipation for MOSFETs includes conduc- period 𝑇Δ changes according to
tion loss (as shown in the first term of the above equation) and
switching loss (as shown in the second term). 𝐼𝐺 is the gate 𝑋𝑖
drive current. The 𝑅DS(ON) value should be selected at max- 𝑇Δ = ∗ 𝑇Δ , (15)
Mean (𝑥)
imum operating junction temperature and is typically given
in the MOSFET datasheet
where 𝑇Δ is invariant period, 𝑋𝑖 , 𝑖 = 1, 2, . . . 𝑁, a chaotic
𝑃switch = (𝐼𝑄1 (RMS) ∗ 𝑅DS(ON) ∗ 𝐷MAX ) sequence, 𝑥 = (𝑥1 , 𝑥2 . . . 𝑥𝑁), and Mean(𝑥) average of the
sequence defined as
(𝑄GD ∗ 𝑓𝑆 )
+ (𝑉IN(MIN) + 𝑉OUT ) ∗ 𝐼𝑄1 (Peak) ∗ . 𝑁
𝐼𝐺 1
Mean (𝑥) = Lim ∑ 𝑋𝑖 ; 𝑁 → ∞. (16)
(10)
𝑖=1 𝑁
The output diode must be selected to handle the peak current
and the reverse voltage. In a SEPIC converter, the diode peak Similarly the CPWM also adopts sawtooth to modulate, but
current is the same as the switch peak current 𝐼𝑄1 (Peak) . The its carrier amplitude 𝐴Δ changes according to
minimum peak reverse voltage the diode must withstand is
𝑋𝑖
𝐴Δ = {1 + 𝐾 } 𝐴 Δ, (17)
𝑉RD = 𝑉IN(MAX) + 𝑉OUT(MAX) . (11) Mean (𝑥)
2.2. Dynamic Input Characteristics of a SEPIC Converter at where 𝐴 Δ is the invariant amplitude, 𝑋𝑖 , 𝑖 = 1, 2, . . . 𝑁, a
MPP. The input voltage and the equivalent input resistance chaotic sequence, 𝑥 = (𝑥1 , 𝑥2 . . . 𝑥𝑁) and Mean(𝑥), average of
of the converter are 𝑉𝑆 and 𝑅𝑖 , respectively. As the input the sequence, and 𝐾 is the modulation factor of the amplitude
power 𝜌𝑖 to the converter is equal to the output power 𝜌𝑜 of which can be set required in practice. The value of 𝐾 is
the solar PV module selected as low so that the ripple in the output voltage of the
SEPIC converter is low. Also the ripple in the output voltage
𝑉𝑆2 controlled by chaotic PWM is low. The analog chaotic carrier
𝜌𝑖 = 𝜌𝑜 = . (12)
𝑅𝑖 is generated based on the circuit; the resistances (𝑅𝑑1 ⋅ ⋅ ⋅ 𝑅𝑑6 )
are used to realise linear resistor called Chua diode. The para-
The rate of change 𝜌𝑖 with respect to 𝑉𝑆 and 𝑅𝑖 can be meters for Chua’s diode are designed and chosen as 𝑅𝑑1 =
shown below 2.4 kΩ, 𝑅𝑑2 = 3.3 kΩ, 𝑅𝑑3 = 𝑅𝑑4 = 220 Ω, and 𝑅𝑑5 = 𝑅𝑑6 =
20 kΩ. The other parameters of Chua’s oscillator used in the
2𝑉𝑆 𝑉2
𝜕𝜌𝑖 = 𝜕𝑉𝑆 − 𝑆2 𝜕𝑅𝑖 . (13) experiment are 𝐿 1 = 2.2 mH, 𝐶1 = 4.7 nF, 𝐶2 = 500 pF, and
𝑅𝑖 𝑅𝑖 𝑅 = 1.75 KΩ.
International Journal of Photoenergy 5
Chaotic PWM
0.3
≥ A1
Constant2
Discrete-time Relational
integrator1 operator1
K Ts
z−1
Random
number Reset
1/z ≥
Chaos carrier
Unit delay1
𝑑𝑖𝐿 𝐹 1
= [𝑉 = 𝑉𝑜 ] ,
𝑑𝑡 𝐿𝐹 𝑔
(18)
𝑑𝑉𝑜 1 𝑉
= [𝑖𝐿 𝐹 − 𝑜 − 𝑖𝐿 𝑆 ] .
𝑑𝑡 𝐶𝑜 𝑅𝐿
𝑑𝑖𝐿 𝐹 1
= [𝑉 − 𝑉𝑜 ] ,
𝑑𝑡 𝐿𝐹 𝑔
(19)
𝑑𝑉𝑜 1 𝑉
= [𝑖𝐿 𝐹 − 𝑜 ] .
Figure 7: Chaotic PWM. 𝑑𝑡 𝐶𝑜 𝑅𝐿
L f1 L f1
iLf iLf
L f2 L f2
iLs
Vg + Ls Co RL Vo Vg + RL Vo
Co
−
−
Figure 8: When 𝑆1 = 𝑆2 = 0 and 𝑆3 = 1. Figure 10: When 𝑆1 = 𝑆2 = 1 and 𝑆3 = 1 or 0.
L f1
iLf (iv) All other components of the parallel boost converter
L f2
functions based on this soft switching.
(v) There is no additional current or voltage force on the
main switches 𝑆1 and 𝑆2 .
Vg + RL (vi) There is no additional current or voltage force on the
Co Vo
secondary switch 𝑆3 .
−
Solar PV Main
MPPT Main inductors Main diodes MLI
(L1235) capacitor
(L f1 , L f2 )
Grid
Snubber
circuit
Main switches
(S1 , S2 )
Auxiliary
switch (S3 )
Active snubber
Figure 11: Block diagram of PV based parallel boost converter with active snubber.
Table 2: Specification of parallel boost converter with active 4.2. Operation of Proposed Boost Converter with Snubber Cir-
Snubber. cuit. The proposed PV based converter is shown in Figure 12,
Main inductor 𝐿 𝑓1 750 𝜇H and it is based on a dual boost circuit where the first one
(switch 𝑆1 and choke 𝐿 𝑓1 ) is used as main chock of boost con-
Main inductor 𝐿 𝑓2 750 𝜇H
verter circuit and where the second one (switch 𝑆2 and choke
Upper Snubber inductor 𝐿 𝑅1 5 𝜇H 𝐿 𝑓2 ) is used to perform an active filtering. The proposed
Lower Snubber inductor 𝐿 𝑅2 (𝐿 𝑚 + 𝐿 𝑑 ) 2 𝜇H converter applies active snubber circuit for soft switching.
Magnetization inductor 𝐿 𝑀 (𝐿 𝑛 + 𝐿 0𝑙 ) 3 𝜇H This snubber circuit is built on the ZVT turn on and ZCT turn
Parasitic capacitor 𝐶𝑠 1 𝜇F off processes of the main switches. Specification of proposed
Snubber capacitor 𝐶𝑅 4.7 nF parallel boost converter with active snubber is in Table 2.
Output capacitor 𝐶𝑜 330 𝜇F/450 V The power from the solar flows through the two parallel
Output load resistance 𝑅 = 𝑅𝐿 530 Ω paths. High efficiency was obtained by this method. So as
to reach soft switching (SS) for the main and the auxiliary
switches, main switches turn on with ZVT and turn off with
(i) Determine the state variables of the proposed power ZCT. The proposed converter utilizes active snubber circuit
circuit in order to write its switched state-space for SS. This snubber circuit is mostly based on the ZVT turn
model, for example, inductance current and capaci- on and ZCT turn off processes of the main switch. 𝐿 𝑅2 value
tance voltage. is limited with (𝑉out /𝐿 𝑅2 )𝑡rise 𝑆2 ≤ 𝐼𝑖 max to conduct maximum
input current at the end of the auxiliary switch rise time
(ii) Assign integer variables (ON-1 and OFF-0 state) to (𝑡rise 𝑆2 ) and 𝐿 𝑅1 ≥ 2𝐿 𝑅2 . To turn off 𝑆1 with ZCT, the duration
the proposed power semiconductor to each switching of 𝑡ZCT is at least longer than fall time of 𝑆1 (𝑡fall 𝑆1 )𝑡ZCT ≥
circuit. 𝑡fall 𝑆1 . Though the main switches are in off state, the control
signal is functional to the auxiliary switch. The parasitic
(iii) Determine the conditions controlling the states of
capacitor of the main switch should be discharged absolutely
the proposed power semiconductors or the switching
and the main switches antiparallel diode should be turned on.
circuit.
The on state time of the antiparallel diode is named 𝑡ZVT and
(iv) Assume the main operating modes, apply Kirchhoff ’s in this time period, the gate signal of the main switch would
Current law and Kirchhoff ’s Voltage law and combine be applied. So, the main switch is turned on below ZVS and
all the required stages into a switched state-space ZCS with ZVT.
model, which is the desired system-level of the pro- Whereas the main switches are in on state and ways input
posed model. current, the control signal of the auxiliary switch is applied.
After the resonant starts, the resonant current should be
(v) Implement the derived equations with MATLAB
higher than the input current to turn on the antiparallel diode
Simulink.
of the main switch. The on state time of the antiparallel diode
(vi) Use the obtained switched space-state model to (𝑡ZCT ) has to be longer than the main switches fall time (𝑡𝑓𝑆1 ).
design linear or nonlinear controllers for the pro- After all these terms are completed, while antiparallel diode
posed power converter. is in on state, the gate signal of the main switch should be
cutoff to provide ZCT for the main switch. Auxiliary switch
The algorithm for solving the differential equations and turn on with ZCS and turn off with ZCS. The auxiliary switch
the step size should be chosen before running any simulation. is turned on with ZCS for the coupling inductance limits the
This step is only suitable in closed-loop simulations [21]. current rise speed.
8 International Journal of Photoenergy
L f1
L o1
D4
L f2
Ln
Df1
Df2
D1
CR
D3
L R1
RLoad
Lm
PV S1 S2
Array
Ld
Co
D2
S3
Figure 12: Circuit diagram of PV based parallel boost converter with active snubber with resistive load.
The current passing through the coupling inductance Table 3: Switching pattern for the single-phase seven-level inverter.
must be partial to conduct maximum input current at the end
𝑉0 𝑆1 𝑆2 𝑆3 𝑆4 𝑆5 𝑆6
of the auxiliary switch rise time (𝑡𝑟𝑆3 ). So, the turn on process
𝑉dc 1 0 0 1 0 0
of the auxiliary switch with ZCS is offered. To turn off the
auxiliary switch with ZCS, though the auxiliary switch is in 2𝑉dc /3 0 0 0 1 1 0
on state, the current passing through the switch should fall 𝑉dc /3 0 0 0 1 0 1
to zero with a new resonant. Then, the control signal can be 0 0 0 1 1 0 0
cutoff. If 𝐶𝑆 is ignored, 𝐿 𝑅1 value should be two times added 0∗ 1 1 0 0 0 0
with 𝐿 𝑅2 to make the auxiliary switch current fall to zero. As −𝑉dc /3 0 1 0 0 1 0
the current cannot stay at zero as long as the auxiliary switch −2𝑉dc /3 0 1 0 0 0 1
fall time (𝑡𝑓𝑆3 ), the auxiliary switch is turned off nearly with −𝑉dc 0 1 1 0 0 0
ZCS.
The proposed Simulink topology is shown in Figure 13.
The inductors 𝐿 𝑓1 and 𝐿 𝑓2 have the similar values, the diodes
significantly advantageous over other topologies. The advan-
𝐷𝑓1 -𝐷𝑓2 are at the same type and the same guess was for the
tages of simplified topology are requirement of less power
switches (𝑆1 & 𝑆2 ). All the inductors have individual switches
switch, power diodes, and less capacitors for this inverter.
and they resemble paralleling of classic converters.
Photovoltaic arrays were connected to the inverter via a DC-
DC SEPIC converter. The power generated by the inverter is
5. Design of MLI Module to be delivered to the power network, so the utility grid, rather
than a load, was used. The DC-DC SEPIC converter was
A multilevel converter is a power electronic system that required because the PV arrays had a voltage that was lower
synthesizes a desired output voltage levels from the DC inputs than the grid voltage. High DC bus voltages are necessary to
supply. Compared with the traditional two-level voltage ensure that power flows from the PV arrays to the grid. A
converter, the primary advantage of multilevel converters is filtering inductance 𝐿 𝑓 was used to filter the current injected
their smaller output voltage step, which results in high power into the grid. Proper switching of the inverter can produce
quality, lower harmonic components, better electromagnetic seven levels of output-voltage (𝑉dc , 2𝑉dc /3, 𝑉dc /3, 0, 0∗ ,
compatibility, and lower switching losses. The functionality −𝑉dc /3, −2𝑉dc /3, −𝑉dc ) from the DC supply voltage. Table 3
verification of the simplified seven-level inverter is done shows the switching pattern for the single-phase simplified
using MATLAB simulation which is shown in Figure 14. seven-level inverter.
This single-phase simplified seven-level inverter was
developed using a single-phase full bridge (H-bridge) 6. Grid-Connected Solar Power System
inverter, two bidirectional auxiliary switches, and a capac-
itor voltage divider formed by 𝐶1 , 𝐶2 , and 𝐶3 , as shown The modelling and simulation of PV, MPPT, CPWMSEPIC
in Figure 14. The simplified multilevel inverter topology is converter, simplified seven-level MLI, and controller had
International Journal of Photoenergy 9
Mean
Discrete, Output4
Mean value1
s = 2.4e − 05s
+L
Powergui Output2 f1
Output1
+−i +
Current measurement Lf +
L O1
1
+ solar + Display
panel den(s)
−
−
s
Transfer Fcn1
g
Pulse generator2
g
c
Pulse
Volt IGBT/diode generator3 +
L + + Display1
IGBT/diode 1 +
+
E
Power C0 R
−
E
C1
Current vs1, is4
0 isolation
PV current3 cycle
Duty
Mean
D
g
Boost Pulse
pwm Mean value2 generator1
s
Subsystem1 Mosfet
+ −
Multilevel inverter
Figure 13: Simulink model of proposed PV based parallel boost converter with active snubber circuit with MLI.
1 +
+
C1 Out1
P5 V Mag V I
D1 D2 P1 P2 I PQ
Step1 1
g
D
D
g
D
g
M5 +i g Gain
M1 M2 + − 1 2 −i + + f(u)
s
s
s
D3 D4 + +
+ + +
−
Total power
C2
Out1
P6 D5 Out1
D6 Out1
D
g
M6 P3
D
g
g
P4
s
D7 D8 M3 M4
s
+
C3
−2
been carried out in MATLAB Simulink environment. The Table 4: Comparison of SEPIC and parallel boost converter.
basic block diagram of reliable high efficient grid-connected Parameters SEPIC converter Parallel boost converter
solar power system has been shown in Figure 15.
Duty cycle 45% 47%
The grid-connected PV system consists of MPPT tracking
No. of switches 7 9
using SEPIC converter which is used to track the maximum
Input 148 148
voltage. The tracked voltage is boosted in to 325 V. A simpli-
fied seven-level MLI is designed to convert into an AC voltage Output 325 V 448 V
with seven levels which should connect to grid. The simulated Efficiency 92.15% 98.7%
results for the MLI output are in Figures 16 and 17.
8. Conclusion
7. Results and Discussions
The behaviour of solar module (L1235-37Wp) is studied. The
A modular solar PV based DC-DC converter using parallel maximum power is extracted from solar PV module using
boost converter with active filter of the proposed system CPWM and PWM for different converters. The spectrum
is simulated using MATLAB Simulink program. The wave- performance is improved when CPWM control is used for
forms of parallel boost converter voltage and MLI filtered MPPT purposes. The performance of MLI is studied and the
output voltage is shown in Figures 18 and 19. The control proto type model of MLI is carried out. The main objective
signals of the switches are shown in Figures 20 and 21, of this research was to improve efficiency of the solar PV
respectively. The simulation results show the proposed PV based parallel boost converter and reduce the switching
based soft switched parallel boost DC-DC converter has losses. Simulations were initially done for conventional boost
the proper response. The detailed comparison of SEPIC and converter with snubber circuit. The changes in the input
parallel boost converter is in Table 4. current waveform were obtained. A parallel boost converter
10 International Journal of Photoenergy
MPPT 7 levels
CPWM SEPIC multilevel Utility grid
Sun technique converter inverter
Controller
Figure 15: Block diagram of reliable high efficient grid-connected solar power system.
50 800
40 600
30 400
20
200
Current
10
0 0
−10 −200
−20 −400
−30 −600
−40
0 0.5 1 1.5 −800
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
Time
Time offset: 0
Time offset: 0
Figure 16: MLI output current.
Figure 19: MLI filtered output voltage (𝑉𝑜 ).
300
200 550
500
100 450
Voltage
0 400
350
−100 300
−200 250
200
−300 150
0 0.5 1 1.5
100
Time 50
0
Time offset: 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
×10−3
Figure 17: MLI output voltage.
Time offset: 0
475
Figure 20: Control signals of switches 𝑆1 and 𝑆2 .
470
465
600
460 500
455 400
300
450 200
445 100
0
440 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 0.16 0.18 0.2
×10−3
Time offset: 0
Time offset: 0
Figure 18: Parallel boost converter output voltage. Figure 21: Control signals of switch 𝑆3 .
International Journal of Photoenergy 11
was designed with soft switching which is provided by the Transactions on Electromagnetic Compatibility, vol. 52, no. 4, pp.
active snubber circuit. The main switches and all the other 1001–1007, 2010.
semiconductors were switched by ZVT and ZCT techniques. [12] H. Li, W. K. S. Tang, Z. Li, and W. A. Halang, “A chaotic peak
The active snubber circuit was applied to the parallel boost current-mode boost converter for EMI reduction and ripple
converter, which is fed by solar input line. This latest con- suppression,” IEEE Transactions on Circuits and Systems II, vol.
verter was achieved with 148 V input. Due to the main and the 55, no. 8, pp. 763–767, 2008.
auxiliary switches have a common ground, the converter was [13] Z. Wang, K. T. Chau, and C. Liu, “Improvement of electromag-
controlled easily. The proposed new active snubber circuit can netic compatibility of motor drives using chaotic PWM,” IEEE
be simply functional to the further basic PWM converters Transactions on Magnetics, vol. 43, no. 6, pp. 2612–2614, 2007.
and to all switching converters thereby increasing efficiency [14] S.-Y. Tseng and H.-Y. Wang, “A photovoltaic power system using
and improving output voltage. a high step-up converter for DC load applications,” Energies, vol.
6, pp. 1068–1100, 2013.
[15] V. G. Agelidis and M. Calais, “Application specific harmonic
Conflict of Interests performance evaluation of multicarrier PWM techniques,” in
Proceedings of the 29th Annual IEEE Power Electronics Specialists
The authors declare that there is no conflict of interests Conference (PESC ’98), pp. 172–178, 1998.
regarding the publication of this paper.
[16] Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, “A
comparison of diode-clamped and cascaded multilevel convert-
References ers for a STATCOM with energy storage,” IEEE Transactions on
Industrial Electronics, vol. 53, no. 5, pp. 1512–1521, 2006.
[1] J. A. Gow and C. D. Manning, “Development of a photovoltaic [17] L. Zhang, K. Sun, Y. Xing, L. Feng, and H. Ge, “A modular grid-
array model for use in power-electronics simulation studies,” connected photovoltaic generation system based on DC bus,”
IEE Proceedings, vol. 146, no. 2, pp. 193–200, 1999. IEEE Transactions on Power Electronics, vol. 26, no. 2, pp. 523–
[2] H. Patel and V. Agarwal, “MATLAB-based modeling to study 531, 2011.
the effects of partial shading on PV array characteristics,” IEEE [18] M. E. Ropp and S. Gonzalez, “Development of a MATLAB/
Transactions on Energy Conversion, vol. 23, no. 1, pp. 302–310, simulink model of a single-phase grid-connected photovoltaic
2008. system,” IEEE Transactions on Energy Conversion, vol. 24, no. 1,
[3] M. G. Villalva, J. R. Gazoli, and E. R. Filho, “Comprehensive pp. 195–202, 2009.
approach to modeling and simulation of photovoltaic arrays,”
[19] N. A. Rahim, K. Chaniago, and J. Selvaraj, “Single-phase seven-
IEEE Transactions on Power Electronics, vol. 24, no. 5, pp. 1198–
level grid-connected inverter for photovoltaic system,” IEEE
1208, 2009.
Transactions on Industrial Electronics, vol. 58, no. 6, pp. 2435–
[4] G. Walker, “Evaluating MPPT converter topologies using a mat- 2443, 2011.
lab PV model,” Journal of Electrical and Electronics Engineering,
[20] H. S. Patel and R. G. Hoft, “Generalized techniques of harmonic
vol. 21, no. 1, pp. 49–56, 2001.
elimination and voltage control in thyristor inverters—1. har-
[5] H. S.-H. Chung, K. K. Tse, S. Y. Ron Hui, C. M. Mok, and M. monic elimination,” IEEE Transactions on Industry Applications,
T. Ho, “A novel maximum power point tracking technique for vol. IA-9, no. 3, pp. 310–317, 1973.
solar panels using a SEPIC or Cuk converter,” IEEE Transactions
on Power Electronics, vol. 18, no. 3, pp. 717–724, 2003. [21] T. Esram and P. L. Chapman, “Comparison of photovoltaic array
maximum power point tracking techniques,” IEEE Transactions
[6] M. Veerachary, “Power tracking for nonlinear PV sources
on Energy Conversion, vol. 22, no. 2, pp. 439–449, 2007.
with coupled inductor SEPIC converter,” IEEE Transactions on
Aerospace and Electronic Systems, vol. 41, no. 3, pp. 1019–1029, [22] E. J. Durán, M. Galán, Sidrach-de-Cardona, and J. M. Andújar,
2005. “Measuring the I-V curve of photovoltaic generators-analyzing
different DC-DC converter topologies,” IEEE Industrial Elec-
[7] K. K. Tse, B. M. T. Ho, H. S.-H. Chung, and S. Y. R. Hui, “A com-
tronics Magazine, pp. 4–14, 2009.
parative study of maximum-power-point trackers for photo-
voltaic panels using switching-frequency modulation scheme,” [23] J. L. Santos, F. Antunes, A. Chehab, and C. Cruz, “A maximum
IEEE Transactions on Industrial Electronics, vol. 51, no. 2, pp. power point tracker for PV systems using a high performance
410–418, 2004. boost converter,” Solar Energy, vol. 80, no. 7, pp. 772–778, 2006.
[8] K. K. Tse, M. T. Ho, H. S.-H. Chung, and S. Y. R. Hui, “A novel [24] W. Jiang and B. Fahimi, “Active current sharing and source
maximum power point tracker for PV panels using switching management in fuel cellbattery hybrid power system,” IEEE
frequency modulation,” IEEE Transactions on Power Electronics, Transactions on Industrial Electronics, vol. 57, no. 2, pp. 752–761,
vol. 17, no. 6, pp. 980–989, 2002. 2010.
[9] M. H. Taghvaee, M. A. M. Radzi, S. M. Moosavain, H. Hizam, [25] M. Bhatnagar and B. J. Baliga, “Comparison of 6H-SiC, 3C-
and M. Hamiruce Marhaban, “A current and future study on SiC, and Si for power devices,” IEEE Transactions on Electron
non-isolated DC-DC converters for photovoltaic applications,” Devices, vol. 40, no. 3, pp. 645–655, 1993.
Renewable and Sustainable Energy Reviews, vol. 17, pp. 216–227, [26] Q. Zhang, R. Callanan, M. K. Das, S.-H. Ryu, A. K. Agarwal,
2013. and J. W. Palmour, “SiC power devices for microgrids,” IEEE
[10] A. Safari and S. Mekhilef, “Simulation and hardware implemen- Transactions on Power Electronics, vol. 25, no. 12, pp. 2889–2896,
tation of incremental conductance MPPT with direct control 2010.
method using cuk converter,” IEEE Transactions on Industrial [27] A. Elasser, M. H. Kheraluwala, M. Ghezzo et al., “A comparative
Electronics, vol. 58, no. 4, pp. 1154–1161, 2011. evaluation of new silicon carbide diodes and state-of-the-art
[11] H. Li, Z. Li, B. Zhang, F. Wang, N. Tan, and W. A. Halang, silicon diodes for power electronic applications,” IEEE Transac-
“Design of analogue chaotic PWM for EMI suppression,” IEEE tions on Industry Applications, vol. 39, no. 4, pp. 915–921, 2003.
12 International Journal of Photoenergy
International Journal of
Carbohydrate Journal of
Chemistry
Hindawi Publishing Corporation
Quantum Chemistry
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014 http://www.hindawi.com Volume 2014
Journal of
The Scientific Analytical Methods
World Journal
Hindawi Publishing Corporation
in Chemistry
Hindawi Publishing Corporation
http://www.hindawi.com Volume 2014 http://www.hindawi.com Volume 2014