Professional Documents
Culture Documents
Power Integrations
5245 Hellyer Avenue, San Jose, CA 95138 USA.
Tel: +1 408 414 9200 Fax: +1 408 414 9201
www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
PATENT INFORMATION
The products and applications illustrated herein (including transformer construction and circuits external to the products) may
be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned
to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations
grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.
Table of Contents
1 Introduction .........................................................................................................6
2 Power Supply Specification ...................................................................................7
3 Schematic ............................................................................................................8
4 Circuit Description ................................................................................................9
4.1 Input EMI Filtering .........................................................................................9
4.2 InnoSwitch-CH IC Primary ..............................................................................9
4.3 InnoSwitch-CH IC Secondary ..........................................................................9
5 PCB Layout ........................................................................................................ 11
6 Bill of Materials .................................................................................................. 12
7 Transformer Specification ................................................................................... 13
7.1 Electrical Diagram ........................................................................................ 13
7.2 Electrical Specifications ................................................................................ 13
7.3 Materials ..................................................................................................... 13
7.4 Transformer Build Diagram .......................................................................... 14
7.5 Transformer Instructions .............................................................................. 14
7.6 Transformer Illustrations .............................................................................. 15
8 Transformer Design Spreadsheet ........................................................................ 18
9 Performance Data .............................................................................................. 21
9.1 Full Load Efficiency (at Output Terminal) vs. Line .......................................... 21
9.1.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
21
9.1.2 Efficiency with one FET (Q1 Only) for Synchronous Rectification .............. 22
9.2 Efficiency vs. Load (at Output Terminal) ....................................................... 23
9.2.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
23
9.2.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification ............. 25
9.3 No-Load Input Power ................................................................................... 27
9.4 Average Efficiency (at Output Terminals) ...................................................... 28
9.4.1 Efficiency Requirements ........................................................................ 28
9.5 Average Efficiency at 115 VAC Input ............................................................. 28
9.5.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
28
9.5.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification ............. 28
9.6 Average Efficiency at 230 VAC Input ............................................................. 29
9.6.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
29
9.6.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification ............. 29
9.7 Line and Load Regulation (at Output Terminal) ............................................. 30
9.7.1 Line Regulation ..................................................................................... 30
9.7.2 Load Regulation .................................................................................... 31
10 Thermal Performance ...................................................................................... 32
10.1 Open Case .................................................................................................. 32
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 3 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Important Note:
Although this board is designed to satisfy safety isolation requirements, the engineering
prototype has not been agency approved. Therefore, all testing should be performed
using an isolation transformer to provide the AC input to the prototype board.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 5 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
1 Introduction
This document is an engineering report describing a 4 A, 5.1 V adapter utilizing a device
from the InnoSwitch-CH family of ICs. This design shows the high power density and
efficiency that is possible due to the high level of integration while still providing
exceptional performance.
This document contains the power supply specification, schematic, bill of materials,
transformer documentation, printed circuit layout, and performance data.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 7 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
3 Schematic
Figure 3 Schematic.
4 Circuit Description
4.1 Input EMI Filtering
Fuse F1 isolates the circuit and provides protection from component failure and the
common mode choke L2 with capacitors, C9 and C12, provides attenuation for EMI.
Bridge rectifier BR1 rectifies the AC line voltage and provides a full wave rectified DC
across the filter consisting of C1, L3, and C2. The inductor L3 and capacitors C1 and C2
form a pi-filter. This filter, with capacitor C12 provides differential noise filtering.
A low cost RCD clamp formed by D1, R1, R2, and C3 limits the peak drain voltage due to
the effects of transformer leakage reactance and output trace inductance.
The IC is self-starting, using an internal high-voltage current source to charge the BPP
pin capacitor, C4, when AC is first applied. During normal operation the primary side
block is powered from an auxiliary winding on the transformer. The output of this is
configured as a flyback winding which is rectified and filtered using diode D2 and
capacitor C5, and fed in the BPP pin via a current limiting resistor R3. Radiated EMI
caused by resonant ringing across diode D2 is reduced via snubber components R11 and
C14. The primary side overvoltage protection is obtained using Zener diode VR1. In the
event of overvoltage at output, the increased voltage at the output of the bias winding
causes Zener diode VR1 to conduct and triggers the OVP latch in the primary side
controller of the InnoSwitch-CH IC.
The secondary of the transformer is rectified by synchronous FETs (SR FETS), Q1 and
Q2, and filtered by capacitors C10, C11, and C13. High frequency ringing during
switching transients that would otherwise create high-voltage across SR FETs and
radiated EMI is reduced via snubber components R7 and C6.
The gate of Q1 and Q2 is turned on based on the winding voltage sensed via R4 and the
FWD pin of the IC. In continuous conduction mode operation, the power MOSFET is
turned off just prior to the secondary side controller commanding a new switching cycle
from the primary. In discontinuous mode the MOSFET is turned off when the voltage
drop across the MOSFET falls below a threshold (VSR(TH)). Secondary side control of the
primary side MOSFET ensure that it is never on simultaneously with the synchronous
rectification MOSFET. The MOSFET drive signal is output on the SR/P pin.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 9 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
The secondary side of the IC is self-powered from either the secondary winding forward
voltage or the output voltage. The output voltage powers the device, fed into the VO pin
and charges the decoupling capacitor C7 via R4 and an internal regulator. The unit
enters auto-restart when the sensed output voltage is lower than 3 V.
The output voltage is sensed via resistor divider R8 and R6. The output voltage is
sampled through the divider network comprising of resistors R8 and R6 and the divided
voltage is equal to the internal reference. The InnoSwitch-CH IC has an internal
reference of 1.265 V. Feedback compensation network comprising capacitor C15 and
resistor R14, reduces the output ripple voltage capacitor C8 provides decoupling from
high frequency noise affecting power supply operation.
5 PCB Layout
PCB copper thickness is 2 oz (2.8 mils / 70 m) unless otherwise stated
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 11 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
6 Bill of Materials
Ref
Item Qty Description Mfg Part Number Mfg
Des
1 1 BR1 Diode Bridge 600 V 4 A GB GBL06 Genesic Semi
2 1 C1 15 F, 400 V, Electrolytic, (10 x 16) UVC2G150MPD Nichicon
3 1 C2 33 F, 400 V, Electrolytic, Low ESR, 901 m, (16 x 20) EKMX401ELL330ML20S Nippon Chemi-Con
4 1 C3 2.2 nF, 630 V, Ceramic, X7R, 1206 C3216X7R2J222K TDK
5 1 C4 1 F, 25 V, Ceramic, X5R, 0805 C2012X5R1E105K TDK
6 1 C5 22 F, 25 V, Ceramic, X5R, 0805 C2012X5R1E226M125AC TDK
7 1 C6 1 nF, 250 V, Ceramic, X7R, 0805 GRM21AR72E102KW01D Murata
8 1 C7 2.2 F, 25 V, Ceramic, X7R, 0805 C2012X7R1E225M TDK
9 1 C8 330 pF 50 V, Ceramic, X7R, 0603 CC0603KRX7R9BB331 Yageo
10 1 C9 100 pF, 250 VAC, Film, X1Y1 CD70-B2GA101KYNS TDK
C10
11 2 560 F, 6.3 V, Al Organic Polymer, Gen. Purpose, 20% RS80J561MDN1JT Nichicon
C11
12 1 C12 47 nF, 310 VAC, Polyester Film, X2 BFC233920473 Vishay
13 1 C13 1 F, 50 V, Ceramic, X5R, 0805 08055D105KAT2A AVX
14 1 C14 100 pF 200 V, Ceramic, NPO, 0603 C0603C101J2GAC7867 Kemet
15 1 C15 1000 pF, 100 V, Ceramic, NPO, 0603 C1608C0G2A102J TDK
16 1 D1 600 V, 1 A, Rectifier, Glass Passivated, POWERDI123 DFLR1600-7 Diodes, Inc.
17 1 D2 200 V, 1 A, Rectifier, Glass Passivated, POWERDI123 DFLR1200-7 Diodes, Inc.
18 1 F1 2 A, 250 V, Slow, Long Time Lag,RST RST 2 Belfuse
19 1 J3 AC Input Receptacle S-01-02A Sunfair
On Shore
20 1 J7 CONN TERM BLOCK, 2 POS, 5 mm, PCB ED500/2DS
Technology
Custom, 90 H, constructed on Core 35T0375-10H from
21 1 L2 Power Integrations
PI# 30-00275-00
22 1 L3 100 H, 1.0 A, 20% RL-5480-3-100 Renco
23 2 Q1 Q2 100 V, 40 A, N-Channel, PowerPAK SO-8 SIR876ADP-T1-GE3 Vishay
24 1 R1 430 k, 5%, 1/4 W, Thick Film, 1206 ERJ-8GEYJ434V Panasonic
25 1 R2 51 , 5%, 1/4 W, Thick Film, 1206 ERJ-8GEYJ510V Panasonic
26 1 R3 6.8 k, 5%, 1/10 W, Thick Film, 0603 ERJ-3GEYJ682V Panasonic
27 1 R4 47 , 5%, 1/4 W, Thick Film, 1206 ERJ-8GEYJ470V Panasonic
28 1 R6 32.4 k, 1%, 1/16 W, Thick Film, 0603 ERJ-3EKF3242V Panasonic
29 1 R7 5.6 , 5%, 1/8 W, Thick Film, 0805 ERJ-6GEYJ5R6V Panasonic
30 1 R8 100 k, 1%, 1/4 W, Thick Film, 1206 ERJ-8ENF1003V Panasonic
31 2 R9 R10 5.1 , 5%, 1/10 W, Thick Film, 0603 ERJ-3GEYJ5R1V Panasonic
32 1 R11 100 , 5%, 1/10 W, Thick Film, 0603 ERJ-3GEYJ101V Panasonic
33 1 R14 1 k, 5%, 1/10 W, Thick Film, 0603 ERJ-3GEYJ102V Panasonic
34 1 T1 Bobbin, RM8, Vertical, 12 pins RM8/12/1 Schwartzpunkt
InnoSwitch-CH, Off-Line CV/CC Flyback Switcher, ReSOP-
35 1 U1 INN2005K Power Integrations
16B
36 1 VR1 10 V, 5%, 150 mW, SSMINI-2 DZ2S100M0L Panasonic-SSG
7 Transformer Specification
7.1 Electrical Diagram
FL3 FL1
Primary, 39T 5 V, 4 T
27 AWG 2 x 21 AWG T.I. W.
2 FL2
10
Bias, 8 T
2 x 30 AWG
11
7.3 Materials
Item Description
[1] Core: TDK PC95 RM08-Z or equivalent PI # 99-00022-00, gapped for ALG of 392 nH/t2.
[2] Bobbin: RM8-12pins(6/6), Ferroxcube-CSV-RM8-1S-12P-G, PI#: 25-01022-00; or equivalent.
[3] Clip: RM8, Allstar Magnetic, CLI/P-RM8/I.
[4] Magnet Wire: #27 AWG, solderable double coated.
[5] Magnet Wire: #30 AWG, solderable double coated.
[6] Magnet Wire: #21 AWG, Triple Insulated Wire.
[7] Tape: Polyester Film, 3M 1350-1, 9.0 mm wide.
[8] Tape: Polyester Film, 3M 1350-1, 20 mm x 12.0 mm, with corner cuts.
[9] Varnish.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 13 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
FL2
Secondary : 4T 2 x #21AWG_TIW
FL1
11
Bias: 8T 2 x #30 AWG 10
FL3
Primary: 39T - #27AWG
2
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 15 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
FL1
FL1
FL2
FL2
FL1
FL3
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 17 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 19 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Note: Warning: The spreadsheet shows a warning .The warning is due to flux density
increasing beyond 3000 Gauss (the ferrite core material selected for this project is PC40
which has a saturation flux density spec of 3900 Gauss at 100 C).
9 Performance Data
9.1 Full Load Efficiency (at Output Terminal) vs. Line
9.1.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
100
Two FETS
95
90
Efficiency (%)
85
80
75
70
80 100 120 140 160 180 200 220 240 260 280
Input Voltage (VAC)
Figure 8 Efficiency vs. Line Voltage, Room Temperature.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 21 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
9.1.2 Efficiency with one FET (Q1 Only) for Synchronous Rectification
100
Two FETS
One FET
95
90
Efficiency (%)
85
80
75
70
80 100 120 140 160 180 200 220 240 260 280
Input Voltage (VAC)
9.2.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
100
85 VAC
115 VAC
230 VAC
95 265 VAC
90
Efficiency (%)
85
80
75
70
10 20 30 40 50 60 70 80 90 100
Output Current Load (%)
Figure 10 Efficiency vs. Load, Room Ambient.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 23 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
100
85 VAC
115 VAC
90 230 VAC
265 VAC
80
Efficiency (%)
70
60
50
40
30
0.4 4.0 40.0
Output Current Load (%)
Figure 11 Efficiency vs. Load (Log Scale to Demonstrate Light Load Performance).
9.2.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification
100
85 V
115 VAC
230 VAC
95 265 VAC
90
Efficiency (%)
85
80
75
70
10 20 30 40 50 60 70 80 90 100
Output Current Load (%)
Figure 12 Efficiency vs. Load, Room Temperature, 60 Hz.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 25 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
100
85 VAC
115 VAC
90 230 VAC
265 VAC
80
Efficiency (%)
70
60
50
40
30
0.4 4.0 40.0
Output Current Load (%)
Figure 13 Efficiency vs. Load (Log Scale to Demonstrate Light Load Performance).
16
15
14
Input Power (mW)
13
12
11
10
7
80 100 120 140 160 180 200 220 240 260 280
Input Voltage (VAC)
Figure 14 No-Load Input Power vs. Input Line Voltage, Room Temperature.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 27 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
9.5.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
Load VIN IIN PIN VOUT IOUT POUT Efficiency
(%) (VRMS) (ARMS) (W) (VDC) (ADC) (W) (%)
100 114.99 0.40 22.64 5.12 3.99 20.44 90.30
75 114.99 0.32 17.16 5.18 3.00 15.56 90.69
50 115.00 0.24 11.46 5.21 2.00 10.40 90.76
25 115.00 0.14 5.72 5.19 0.99 5.15 90.02
10 115.01 0.06 2.33 5.18 0.39 2.02 86.49
9.5.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification
Load VIN IIN PIN VOUT IOUT POUT Efficiency
(%) (VRMS) (ARMS) (W) (VDC) (ADC) (W) (%)
100 114.99 0.41 22.87 5.13 3.99 20.47 89.52
75 115.00 0.33 17.24 5.19 3.00 15.58 90.38
50 115.00 0.24 11.50 5.21 2.00 10.41 90.52
25 115.00 0.14 5.69 5.20 0.99 5.15 90.53
10 115.01 0.06 2.29 5.19 0.39 2.02 88.29
9.6.1 Efficiency with Two FETs (Q1 & Q2) in Parallel for Synchronous Rectification
Load VIN IIN PIN VOUT IOUT POUT Efficiency
(%) (VRMS) (ARMS) (W) (VDC) (ADC) (W) (%)
100 230.05 0.27 22.80 5.16 3.99 20.59 90.30
75 230.05 0.22 17.18 5.19 3.00 15.59 90.76
50 230.05 0.16 11.49 5.22 2.00 10.42 90.72
25 230.06 0.09 5.77 5.21 0.99 5.16 89.51
10 230.06 0.04 2.38 5.19 0.39 2.01 84.55
9.6.2 Efficiency with One FET (Q1 Only) for Synchronous Rectification
Load VIN IIN PIN VOUT IOUT POUT Efficiency
(%) (VRMS) (ARMS) (W) (VDC) (ADC) (W) (%)
100 230.05 0.27 22.99 5.16 3.99 20.61 89.66
75 230.05 0.22 17.28 5.20 3.00 15.61 90.33
50 230.05 0.16 11.54 5.22 2.00 10.42 90.34
25 230.05 0.09 5.76 5.21 0.99 5.17 89.69
10 230.06 0.04 2.34 5.19 0.39 2.02 86.33
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 29 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
7.0
Output Voltage (V)
6.0
5.0
4.0
3.0
2.0
80 100 120 140 160 180 200 220 240 260 280
Input Voltage (VAC)
6.0
5.0
4.0
3.0
2.0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
Output Current (A)
Figure 16 Output Voltage vs. Output Load, Room Temperature.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 31 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
10 Thermal Performance
10.1 Open Case
10.1.1 85 VAC
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 33 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 35 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
11 Waveforms
11.1 Load Transient Response (End of 1 M Cable)
Results were measured with 47 F at end of cable which is the typical specified
measurement condition for adapters.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 37 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Figure 29 Drain Voltage and Current Waveforms. Figure 30 Drain Voltage and Current Waveforms.
85 VAC, 4 A Load. 265 VAC, 4 A Load, (472 VMAX).
Lower: IDRAIN, 500 mA / div. Lower: IDRAIN, 500 mA / div.
Upper: VDRAIN, 200 V, 200 s, 5 s / div. Upper: VDRAIN, 200 V, 200 s, 5 s / div.
Figure 32 SR FET Voltage Waveforms. Figure 33 SR FET Voltage Waveforms During Turn-On.
265 VAC Input, 4 A Load, (75 VMAX). 265 VAC Input, 4 A Load, (73 VMAX).
VDRAIN, 50 V, 500 s, 23 s / div. VDRAIN, 20 V, 20 ms / div.
Figure 34 Output Voltage and Current Waveforms. Figure 35 Output Voltage and Current Waveforms.
85 VAC Input. 265 VAC Input.
Lower: IOUT, 500 mA / div. Lower: IOUT, 500 mA / div.
Upper: VOUT, 1 V, 2 ms / div. Upper: VOUT, 1 V, 2 ms / div.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 39 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
11.2.5 Output Voltage and Current Waveforms During Turn-On (4 A Resistive Load)
Figure 36 Output Voltage and Current Waveforms. Figure 37 Output Voltage and Current Waveforms.
85 VAC Input. 265 VAC Input.
Lower: VOUT, 1 V / div. Lower: VOUT, 1 V / div.
Upper: IOUT, 2 A, 10 ms / div. Upper: IOUT, 2 A, 10 ms / div.
Figure 38 Output Voltage and Current Waveforms. Figure 39 Output Voltage and Current Waveforms.
85 VAC Input. 265 VAC Input.
Lower: IOUT, 2 A / div. Lower: IOUT, 5 A / div.
Upper: VOUT, 2 V, 2 s / div. Upper: VOUT, 2 V, 2 s / div.
11.3 Output Voltage and Current Waveform with Open Feedback Loop
Latched off for overvoltage protection (Loop opened while power supply was in
operation)
Note: For the purpose of this test, output capacitors were replaced with capacitors rated
for 16 V as aluminum-Polymer capacitors used in this power supply output are sensitive
and could be rendered defective after conducting this test as they generally cannot
withstand higher voltage)
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 41 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
The 4987BA probe adapter is affixed with two capacitors tied in parallel across the probe
tip. The capacitors include one (1) 0.1 F/50 V ceramic type and one (1) 47 F/50 V
aluminum electrolytic. The aluminum electrolytic type capacitor is polarized, so proper
polarity across DC outputs must be maintained (see below).
Probe Ground
Probe Tip
Figure 42 Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed)
Figure 43 Oscilloscope Probe with Probe Master (www.probemaster.com) 4987A BNC Adapter.
(Modified with wires for ripple measurement, and two parallel decoupling capacitors added)
0.135
85 V
115 V
0.125 230 V
265 V
0.115
0.105
Ripple Voltage (PK-PK)
0.095
0.085
0.075
0.065
0.055
0.045
0.035
0.025
0 2 4 6 8 10 12 14 16 18 20
Outpu Power (W)
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 43 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Figure 45 Output Voltage and Current Waveforms. Figure 46 Output Voltage and Current Waveforms.
85 VAC Input 265 VAC Input.
VRIPPLE, 50 mV / div., 20 ms, 100 s / div. VRIPPLE, 50 mV / div., 20 ms, 100 s / div.
12 Conducted EMI
12.1 4 A Resistive Load, Floating Output (QP / AV)
2 AV EN55022A
CLRWR TDF
50
40
30
6DB
20
10
-10
-20
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 45 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
2 AV EN55022A
CLRWR TDF
50
40
30
6DB
20
10
-10
-20
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 47 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
2 AV EN55022A
CLRWR TDF
50
40
30
6DB
20
10
-10
-20
2 AV EN55022A
CLRWR TDF
50
40
30
6DB
20
10
-10
-20
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 49 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
2 AV EN55022A
CLRWR TDF
50
40
30
6DB
20
10
-10
-20
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 51 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
13 Audible Noise
Test performed inside the plastic case with microphone placed 3 cm from case surface on
long side of case, transformer facing towards microphone.
Figure 59 Audible Noise Spectrum: 110 VAC, IOUT Swept from 0 A to 4.0 A.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 53 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
Figure 60 Audible Noise Spectrum: 230 VAC, IOUT Swept from 0 A to 4.0 A.
Figure 61 Audible Noise Spectrum: 265 VAC, IOUT Swept from 0 A to 4.0 A.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 55 of 57 www.power.com
DER-451 20 W 5.1 V, 4 A InnoSwitch-CH Adapter 22-May-15
15 Revision History
Date Author Revision Description & Changes Reviewed
22-May-15 RJ 1.4 Initial Release Mktg & Apps
Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power
Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS
MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD
PARTY RIGHTS.
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be
covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power
Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its
customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.
The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, InnoSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS,
HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, FluxLink, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations,
Inc. Other trademarks are property of their respective companies. Copyright 2015 Power Integrations, Inc.
Power Integrations
Tel: +1 408 414 9200 Fax: +1 408 414 9201
Page 57 of 57 www.power.com