You are on page 1of 6

feature coulmn

BEYOND DESIGN

Controlled Impedance Design


by Barry Olney

Controlled impedanceits all about trans- ers/loads, layer transitions, different dielectric
mission lines. For perfect transfer of energy, the materials, stubs, vias, connectors and IC pack-
impedance of the driver must match the trans- ages. By understanding the causes of these re-
mission line. A good transmission line is one flections and eliminating the source of the mis-
that has constant impedance along the entire match, a design can be engineered with reliable
length of the line, so that there are no mis- performance.
matches resulting in reflections. But unfortu- Impedance matching slows down the rise
nately, drivers do not have the exact impedance and fall times, reduces the ringing (over/under-
to match the line (typically 1035 ohms) so ter- shoot) of clock drivers and enhances the signal
minations are used to balance the impedance, quality of a high-speed design. The ringing is
match the line and minimize reflections. dramatically reduced by adding a series termi-
Reflections occur whenever the imped- nator as in Figure 1. From this, we can see that
ance of the transmission line changes along its the impedance has to be matched, but to what
length. This can be caused by unmatched driv- value?

10
beyond design

CONTROLLED IMPEDANCE DESIGN continues

For a microstrip transmission line with 3 mil the background) to create heads-up graphs of
dielectric thickness to ground, a 9 mil trace width how to adjust the particular variables to achieve
is required to match a DDR3 34 ohm driver. Have the desired impedance. One can see that as the
you ever tried routing matched length DDR3 impedance goes down, the trace width increas-
with 9 mil traces? That aint gonna work. If the es to a point where it will be unroutable. Also,
drivers impedance is even lower, say, 22 ohms, if we select too low of an impedance, the di/
then you would need to route 15 mil traces. dt will increase, drawing excessive current from
Figure 2 illustrates the plot of impedance vs the supply and no doubt creating further power
microstrip trace width (left) and impedance vs integrity issues.
dielectric thickness (right). These plots are sim- So, it is a trade-off between trace width,
ulated by multiple passes of the field solver (in trace (copper) thickness, dielectric thickness

12
beyond design

CONTROLLED IMPEDANCE DESIGN continues

and dielectric constant.


Then if you also need to
include differential imped-
ance, the trace clearance also
comes into play. Plus, one
needs to also consider what
the preferred fab shop has
in stock. So determining the
correct variable for your ap-
plication is not as simple as
clicking an impedance goal-
seeking button. But rather,
one should weigh up all the
pros and cons of changing
each variable and make an
informed decision. That is
exactly what the impedance
plots allow you to determine.
Also, as the dielectric
constant and loss of all ma-
terials varies with frequency,
the impedance needs to be
simulated at the frequency of
the highest bandwidth tak-

ing into account the 5th har-
monic. Traditional, dielectric
constant and loss has been
measured at 100MHz but these days a 1GHz In Figure 3, a data rate of, say, 400MT/s or a
(or higher) frequency is more appropriate to be fundamental frequency of 200MHz can be used
used to determine the impedance. to determine the maximum bandwidth. From

14
beyond design

CONTROLLED IMPEDANCE DESIGN continues

that, the effective dielectric constant and loss For the microstrip stackup of Figure 4, Figure 5
can be extrapolated. Unfortunately, most ma- shows this differential coupling point at 8 mils.
terial datasheets specify the dielectric constant So, where I have a 10 mil trace clearance for the
(Dk) and dielectric loss (Df) at 100MHz. This is 79.92 ohms differential impedance, I should
the traditional test parameter, however, that is have backed this off to just 8 mil trace clearance
now changing with the next generation of high- in order to maintain sufficient coupling other-
speed, low-loss laminates that are specified up wise the two traces begin to act as individual
to 10GHz or more. Some low loss microwave single ended signals of 41.75 ohms.
materials are measured at 100GHz. For crosstalk, 8 mils (in this case) is also the
Typically for a digital design, a characteristic minimum separation before coupling occurs.
impedance of 5060 ohms is used. But, this be- This gives you a defined clearance rule to con-
comes more important as the edge rates become strain routing, in order to avoid edge coupled
faster and different technologies have their spe- crosstalk of long parallel trace segments.
In conclusion, controlled impedance design
ohm and USB 90 ohms differential, DDR2 is is not just a matter of pushing a button to get
50/100 and DDR3/4 is 40/80 single-ended/dif- the right trace width for the desired impedance.
ferential impedance. So controlling impedance It is an interactive process of manipulating five
with a number of different technologies can variables in combination with the material your
become a challenge. Also, as operating voltages preferred fab shop stocks to achieve an educated
are reduced, the associated noise margins are result. Your product will not only be manufac-
also reduced, making it even more important to turable, but also exhibit improved signal quali-
match the impedance. ty, reduced crosstalk and electromagnetic radia-
Figure 4 illustrates the ICD Stackup Plan- tion and also perform reliably over many years.
ners unique differential pair calculation. In this
case, digital, DDR3 and USB technologies are Points to Remember

material. constant impedance along the entire length of
With differential impedance, there comes a the line.
(coupling) point whereby increasing the trace
separation or the dielectric thickness has lit- the transmission line to avoid reflections.
tle or no further effect on impedance. At this
point, the impedance rolls off and the traces be- to match the line (typically 1035 ohms).
come uncoupled. This is also the point where
crosstalk of unrelated signals begins to occur. and fall times, reduces the ringing (over/under-

15
beyond design

CONTROLLED IMPEDANCE DESIGN continues

shoot) of clock drivers and enhances the signal point where crosstalk of unrelated signals be-
quality of a high-speed design. gins to occur. PCBDESIGN
-
ple passes of the field solver to create heads-up References
plots of how to adjust the particular variables to 1. Barry Olney Beyond Design columns:
get the desired impedance. , Impedance Match-
ing.
di/dt will increase, drawing excessive current Signal and Power integrity
form the supply and no doubt, creating further Simplified.
power integrity issues. How and why of obtain-
- ing accurate impedance calculations.
tween trace width, trace (copper) thickness, di-
electric thickness, dielectric constant and trace available at: www.icd.com.au.
clearance.
-
terials varies with frequency.

should be accommadated on the same sub-
strate.

trace separation or the dielectric thickness has
little or no further effect on differential imped-
ance. At this point, the impedance rolls off and
the traces become uncoupled. This is also the .

16

You might also like