Professional Documents
Culture Documents
NGUYN L V M PHNG IU CH
VECTOR KHNG GIAN
DCVTKG v1.2
Mc ch ca ti liu
Ti liu c vit nhm phc v cc bn sinh vin ngnh in t ng, nhng ngi mong
mun tm hiu thut ton iu ch vector khng gian nhng cha c nhiu kinh nghim trong
vic s dng Matlab Simulink nh mt cng c hiu qu trong hc tp v nghin cu.
Mc ch chnh
Cung cp nhng hng dn c th v qu trnh xy dng thut ton iu ch vector khng
gian cng cc hiu ng trc quan trn phn mm m phng Matlab Simulink. T y em
ti 2 li ch quan trng sau:
Gip cc bn sinh vin hiu c thut ton iu ch vector khng gian mt cch sinh
ng t tng hng th vi mn hc.
Nh s c th v chi tit ca cc v d minh ha, cc bn sinh vin c th t lm li,
ci t tham s, xy dng m hnh v chy m phng. Do , khi kt thc ti liu cc
bn c th c c k nng tt khi s dng phn mm Matlab Simulink trong lnh
vc in t cng sut.
Mc ch b xung
Ti liu trnh by nhng ni dung ht sc c bn ca thut ton iu ch vector khng gian
v cc k thut trin khai thut ton ny. y l nhng kin thc mnh vit li t hiu v
kinh nghim ca bn thn mnh nn cc bn c th s dng nh mt ti liu tham kho, khi
khng hiu nhng vn no ca gio trnh mn hc trn lp.
DCVTKG v1.2
Hng dn s dng
i tng s dng:
Cc bn sinh vin mi tip cn vi lnh vc iu khin nghch lu cu 6 van IGBT, nhng
ngi cha c nhiu kinh nghim s dng Matlab Simulink.
Cch s dng:
Ti liu khng mang tnh hc thut, khng phn tch thut ton SVPWM vi nhng u nhc
im ca n. Ti liu mang tnh cht k thut nhiu hn, i su minh ha nhng ni dung c
bn v hng dn chi tit vo vic xy dng v trin khai thut ton SVPWM bng Matlab
Simulink.
hiu y v cn k hn v l thuyt, cc bn c th c:
Chng 1: C s v Matlab
Chng 6: C s v Simulink
DCVTKG v1.2
DCVTKG v1.2
DCVTKG v1.2
Li ni u
DCVTKG v1.2
Mc lc
NGUYN L V M PHNG IU CH VECTOR KHNG GIAN .................................... 1
Mc ch ca ti liu ............................................................................................................................... 3
Hng dn s dng ................................................................................................................................. 4
Li ni u .............................................................................................................................................. 7
Mc lc ................................................................................................................................................... 8
1
2.1.1
2.1.2
2.2
2.2.1
2.2.2
2.3
2.3.1
3
3.1.1
3.1.2
3.1.3
Nguyn l phn cng trong thc thi thut ton iu ch vector khng gian................. 38
3.2
Tnh ton v thc hin thut ton iu ch vector khng gian ............................................ 45
3.2.1
3.2.2
3.2.3
3.3
3.3.1
3.3.2
3.3.3
3.4
3.4.1
X l bo ha in p iu ch ..................................................................................... 87
3.4.2
Ph lc .......................................................................................................................................... 96
DCVTKG v1.2
4.2
S khc nhau ca cng thc chuyn trc ta Alpha Beta gia cc ti liu...................... 98
4.3
4.3.1
4.3.2
4.3.3
4.4
4.4.1
DCVTKG v1.2
1 CC PHNG PHP IU CH
Cc khi iu ch c v tr cui cng trong mt cu trc iu khin ca mt thit b in t
cng sut. Khi ny thng c gi l khi chp hnh, c vai tr bin nhng gi tr yu cu
ca b iu khin thnh cc i lng vt l trn thit b (dng in, in p). V phng
din ny, cc khi iu ch c nhim v nh mt b DAC. i vi cc thit b in t cng
sut, khi iu ch v mch van c vai tr chnh trong vic iu tit dng nng lng chy
trong thit b, sao cho p ng c mong mun ca b iu khin c v hng v ln.
V phng din ny, cc khi iu ch c vai tr nh bnh li trong mt con tu.
Udc
- Udc
Udc_ref
+
Ud
PI
Id_ref
Id
PI
Id
Ud -
+ Ud_ref
U_ref
PWM
Iq
SVM
L
U_ref
-
Iq_ref=0
+
PI
Iq
Uq -
dq
- Uq_ref
Ud
dq
i
i
PLL
abc
abc
ua,ub,uc
Grid
ia,ib,ic
10
DCVTKG v1.2
11
Biu din i lng in ba pha nh mt vector quay duy nht thay v l t hp ca ba thnh
phn mt pha ring l l ni dung c bn cho thut ton iu ch vector khng gian. y
cng l nn tng cho cc thut ton iu khin i tng ba pha hin nay nh iu khin
ng c ta t thng roto FOC, iu khin nghch lu ta in p li VOC ... Php biu
din vector quay a ra cch nhn nhn h thng ba pha nh mt i tng c th v nht
qun, gip ta hiu h thng mt cch sinh ng, l gii cc hin tng mt cch d dng,
cng nh thun li trong trong thit k h thng iu khin can thip vo i tng.
Vn ny cng tng t nh mt nm c 4 ma xun, h, thu, ng ln lt lun chuyn.
nhng 4 ma ny khng phi l 4 khong thi gian ring l m c s lin h qua li ln nhau.
Cc ma hnh thnh do hin tng quay quanh mt tri ca tri t v gc nghing ca tri
t so vi trc thng ng. Nh hiu bit ny chng ta l gii c s khc nhau ca 4 ma
ti cc v khc nhau trn tri t v s khc nhau ca ngy v m gia cc ma.
Trong mc ny mnh s gii thiu v php biu din h thng ba pha bng vector quay. Nhn
tin mnh cng gii thiu v vic s dng vector quay l gii v cc hin tng xy ra trn
li in ba pha, y l phn mnh c trong qun L thuyt cng sut tc thi Instantaneous Power Theory and Applications to Power Conditioning ca tc gi Akagi.
V ni dung ca mc 2, cc bn mun xem thm c th c sch iu khin t ng truyn
ng in xoay chiu ba pha ca thy N.P Quang, chng 2 Vector khng gian ca cc i
lng ba pha. Chng ny thy vit vector khng gian trong ng dng iu khin ng c
xoay chiu ba pha, cch vit ngn gn, r rng. Ngoi ra cc bn cng c th c
Instantaneous Power Theory and Applications to Power Conditioning mc 2.5.1
Classifications of Three-Phase Systems mc ny h thng ba pha c xem st gc
nhn rng hn v mi hin tng xy ra trn li in ba pha u c th biu din qua ba
thnh phn vector thun, nghch, khng. y lm mc rt hay, mi lin h gia cc hin
tng xy ra trn li in vi s tham gia ca cc thnh phn vector quay c trnh by ht
sc sng sa v d hiu. Tuy phn ny c i hi xa so vi yu cu xy dng thut ton iu
ch vector khng gian. Nhng d sao, y cng l mc th v c, ng thi bn cng c
ci nhn tng qut hn v h thng in ba pha v c th khng nh rng php iu ch
DCVTKG v1.2
12
ua U m cos(t )
ub U m cos(t )
3
uc U m cos(t 3 )
Thng thng chng ta hay thy h thng in 3 pha c biu din qua biu thi gian.
y, cc thnh phn in p s c biu din bng cc gi tr tc thi thay i theo thi
gian. Nh hnh 2, h thng in 3 pha l tng s bao gm 3 th hnh sin. Trong ,
th ca pha b, pha c c dng ging nh pha a nhng ln lt li li mt khong bng 1/3 chu
k tng ng lch pha 2/3.
DCVTKG v1.2
13
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
0.005
0.01
0.015
0.02
0.025
0.03
0.035
0.04
Ngoi cch biu din theo trc thi gian, h thng in ba pha cng c th biu din theo h
ton cc. ta cc, thng thng cc thng tin c quan tm chnh l bin v gc
pha. Cc i tng dao ng iu ha c biu din thnh cc vector quay vi chiu dng
l chiu ngc chiu kim ng h. Trong h ta ny, cc thnh phn in p c biu
din thnh cc vector quay quanh gc ta vi bin bng bin in p trong phng
trnh biu din min thi gian. Tc quay bng vi vn tc gc ca phng trnh biu
din in p. Chng ta thy rng h ta ny, cc thnh phn in p ua , ub , uc l cc
DCVTKG v1.2
14
Y
uc
2 / 3
ua
2
/3
ub
1
pha a
pha b
pha c
ua + ub+ uc
0.8
0.6
uc
0.4
ua
0.2
0
-0.2
-0.4
ub
-0.6
-0.8
-1
0.005
0.01
0.015
0.02
0.025
0.03
0.035
0.04
15
uc
60
60
120
ub
u cb
ua
uc ub
ub
lun bng 0.
ua U m cos(t )
ub U m cos(t )
3
uc U m cos(t 3 )
Trong min thi gian, chng ta thy rng th ca pha c, pha b c dng ging nh pha a
nhng ln lt li li mt khong bng 1/3 chu k tng ng lch pha 2/3.
Dien ap 3 pha thu tu nghich
1
pha a
pha b
pha c
ua + ub+ uc
0.8
0.6
0.4
0.2
0
-0.2
-0.4
-0.6
-0.8
-1
0.005
0.01
0.015
0.02
0.025
0.03
0.035
0.04
16
Trong h ta cc, h thng ba pha th t nghch cng tng t nh h thng 3 pha thc t
thun nhng th t cc vector quay theo chiu dng s l vector a, c, b.
ub
2 / 3
ua
2
/3
uc
DCVTKG v1.2
17
18
2
2
us (ua ub 2uc ) vi 1
3
3
DCVTKG v1.2
19
uc
ua
120
ua
uc ub
ua
120
240
uc ub
ub 120
ub
(2)
(1)
j
us
2
us (ua ub 2uc )
3
us
u'
(3)
Hnh 10: Cc bc tng hp vector khng gian bng php chuyn i Clarke
Cc tnh cht ca vector in p ba pha (t phn ny v sau mnh s dng t vector in p
ch vector in p 3 pha c tng hp bng cng thc Clarke)
1. i vi h 3 pha l tng (h 3 pha th t thun): vector in p l mt vector quay
theo hng ngc chiu kim ng h vi bin v vn tc gc bng vi bin v
vn tc gc ca tng pha. T hnh 11, c th thy vector in p trng vi v tr ca
pha a, qu o ca vector l ng trn. Cc hnh 10 v 11 cng cho thy h s 2/3
c s dng hiu chnh li bin cho cng thc t hp vector.
2. i vi h ba pha th t nghch: nh trn hnh 11, chng ta thy vector in p c
bin bng vi bin vector in p th t thun, gc pha th ngc du vi gc
pha ca vector in p th t thun. Hay vector in p 3 pha th t nghch i xng
vi vector in p ba pha th t thun qua trc Alpha. Nh vy, qu o ca vector
in p th t nghch l mt ng trn theo hng ngc chiu kim ng h. Bng
php biu din vector quay, ta thy c s thay i chiu quay ca vector in p ba
pha khi thay i th t pha. y l hin tng c th quan st khi o chiu quay
ng c.
DCVTKG v1.2
20
uc
ub
uc ub
ua
uc 240
ua
ub 120
uc 240
120
240
120
us
240
ua us
ub 120
uc
ub
(1)
(2)
Vic khi phc 3 thnh phn mt pha trong cng thc bin i ngc Clarke, n thun l
cc php dch pha ca vector khng gian i cc gc 2/3. Vi v tr vector khng gian trng
vi v tr pha a. Vn ny c th quan st thng qua hnh 10.
Trong h thng in p 3 pha c dng sin v cn bng (ch tn ti 1 thnh phn th t thun
hoc nghch), qu o ca vector khng gian u l mt ng trn, c bn knh bng vi bin
in p pha. Cn nu in p ca h sin nhng mt cn bng (tn ti c hai thnh phn th
t thun v nghch), th qu o vector u v nn s c dng elip, ng bn knh di c
ln bng bin thnh phn th t thun u p , ng bn knh ngn c ln bng hiu bin
thnh phn th t thun v nghch u p - un .
DCVTKG v1.2
21
in p ba pha sin
v mt cn bng
u
un
u , u , u0 ). Cc thnh phn thun v nghch th mnh phn tch k trn, trong thnh
phn thun c coi l thnh phn c bn ca li in, tc thnh phn c to ra bi my
pht in ba pha. Thnh phn nghch l thnh phn c th t pha ngc li so vi thnh phn
thun. Thnh phn th t khng l thnh phn c 3 pha ng pha vi nhau. Thnh phn
nghch v thnh phn khng l cc thnh phn b xung t pha ti v h, l nguyn nhn dn
ti s mt cn bng cho h. i vi h 3 pha 3 dy, li ch c th tn ti ti a 2 thnh phn
thun v nghch. Vi h 3 pha 4 dy, c th xut hin thm thnh phn khng. Thnh phn
th t khng c coi nh thnh phn lm xut hin dng in trn dy trung tnh ca li
in 3 pha 4 dy.
DCVTKG v1.2
22
u
u
u0
u
u0
u0
3
2
/
/3
/3
2 / 3
a u
a
cb
u
u0
u
c
2 u
2 u
2 u
uc
u
2
2
1
3
us (ua ub 2uc ) vi 1
j
3
3
2
2
Tng ng vi:
2
1
2
1
3
3
u (ua ( j
)ub
j uc )
3
2
2
2 2
DCVTKG v1.2
23
1
1 u
a
1
u 2
2
2
ub
u
3
3
3 0
u
2
2 c
y l cng thc tnh ton thnh phn ca vector khng gian t cc gi tr tc thi uaubuc .
Sau khi xy dng cng thc ny, ta hy th kim tra mt vi tnh cht ca vector khng gian
trn phn mm Matlab.
Chng trnh sau minh ha li in 3 pha c hai thnh phn th t thun v nghch vi bin
l 1 v 0.15. Ta hy quan st dng th li in v kt qu php biu din vector quay.
Chng trnh v th
close all;
clear all;
% Clarke transform matric
Clarke = 2/3 * [1,
-1/2,
-1/2
0, sqrt(3)/2, -sqrt(3)/2];
% Frequency of Voltage
f = 50; %50 Hz
% Time Vector
t = 0:0.0001:0.04;
% Positive sequence
uap = cos(2*pi*f*t);
ubp = cos(2*pi*f*t - 2*pi/3);
ucp = cos(2*pi*f*t + 2*pi/3);
% Negative sequence
uan = 0.15*cos(2*pi*f*t);
ubn = 0.15*cos(2*pi*f*t + 2*pi/3);
ucn = 0.15*cos(2*pi*f*t - 2*pi/3);
% Total of Voltage sequences
ua = uap + uan;
ub = ubp + ubn;
uc = ucp + ucn;
us = ua + ub + uc;
% Space vector Calculate
up = [uap; ubp; ucp];
un = [uan; ubn; ucn];
u = [ua; ub; uc];
DCVTKG v1.2
24
figure (1)
plot(t,ua,'r','LineWidth',3);
hold on;
plot(t,ub,'g--','LineWidth',3);
plot(t,uc,'b:','LineWidth',3);
plot(t,us,'k');
grid on;
legend('pha a','pha b', 'pha c', 'ua + ub+ uc',1);
title('Dien ap 3 pha','Fontsize', 15);
figure (2)
plot(uvp(1,:), uvp(2,:), 'r-.', 'LineWidth',3);
hold on;
plot(uvn(1,:), uvn(2,:), 'b:', 'LineWidth',3);
plot(uv(1,:), uv(2,:), 'k', 'LineWidth',3);
grid on;
set (gca,'Xlim',[-1.5 1.5], 'Ylim',[-1.5 1.5]);
legend('Positive sequence','Negative sequence', 'Total', 1);
title('Space Vector','Fontsize', 15);
Kt qu:
Dien ap 3 pha
1.5
pha a
pha b
pha c
ua + ub+ uc
0.5
-0.5
-1
-1.5
0.005
0.01
0.015
0.02
0.025
0.03
0.035
0.04
DCVTKG v1.2
25
0.5
X: -1
Y: 3.331e-016
X: 0.15
Y: 3.469e-017
X: 1.15
Y: 0
-0.5
X: 8.882e-016
Y: -0.85
-1
-1.5
-1.5
-1
-0.5
0.5
1.5
DCVTKG v1.2
26
Scope1
A
Source
XY Graph
Anpha
Beta
Clarke_Uab
Scope2
a
1
u 2
2
2
ub
u
3
3
3 0
u
2
2 c
DCVTKG v1.2
27
-1/3
1
Gain1
Anpha
Add1
-1/3
Scope1
XY Graph
1
Gain2
Source
Anpha
2
B
Beta
Clarke_Uab
Scope2
3
C
Gain3
<signal1>
<signal2>
<signal3>
1/(sqrt(3))
Gain4
2
Beta
Add
-1/(sqrt(3))
Gain5
ua 1sin(100 t )
ub 1sin(100 t )
3
uc 1sin(100 t 3 )
Scope1
u_a
A
Source
Anpha
u_b
Beta
Clarke_Uab
u_c
1
XY AGraph
2
B
Scope2
3
2.3.1.3 Kt qu m phng
DCVTKG v1.2
28
in p u trng pha vi in p ua
Nhn xt:
DCVTKG v1.2
29
DCVTKG v1.2
30
G5
G3
is
uN
Va
Cdc
Vb
Vdc
Vc
a
b
G4
G6
c
G2
DCVTKG v1.2
31
Van dn
ua
ub
uc
uab
ubc
u0
V2 ,V4 ,V6
u
0
u1
V6 ,V1 ,V2
2/3 Vdc
-1/3 Vdc
-1/3 Vdc
Vdc
2 / 3Vdc 0
u2
V1 ,V2 ,V3
1/3 Vdc
1/3 Vdc
-2/3 Vdc
Vdc
2 / 3Vdc ( / 3)
u3
V2 ,V3 ,V4
-1/3 Vdc
2/3 Vdc
-1/3 Vdc
- Vdc
Vdc
2 / 3Vdc (2 / 3)
u4
V3 ,V4 ,V5
-2/3 Vdc
1/3 Vdc
1/3 Vdc
- Vdc
2 / 3Vdc ( )
u5
V4 ,V5 ,V6
-1/3 Vdc
-1/3 Vdc
2/3 Vdc
- Vdc
2 / 3Vdc (2 / 3)
u6
V5 ,V6 ,V1
1/3 Vdc
-2/3 Vdc
1/3 Vdc
Vdc
- Vdc
2 / 3Vdc ( / 3)
u7
V1 ,V3 ,V5
u2
II
III
u4
u0 u7
I
u1
VI
IV
V
u5
u6
Hnh 24: Khng gian vector v cc vector
bin chun
cng
thc
tng
hp
vector:
u k.u2 l.u1 .
Tuy nhin, y ch l cng thc mang ngha ton hc, do khng th no iu ch 2 vector
cng ti 1 thi im. tng ca phng php iu ch vector khng gian, l a phng
trnh tng hp vector in p trong khng gian v dng phng trnh tng quan thi gian.
Cc h s t l di vector k,l s tr thnh h s t l thi gian ng ct van trong phm vi
DCVTKG v1.2
32
u3
u2
k.u
u0 u7
u4
u k.u2 l.u1
u1
l.u1
u5
u6
u3
G1
G3
u2
G5
u0
u4
G4
G6
l.u1
u7
G2
u1
T1 l.Ts
Ts
u5
u6
u3
G3
G5
k .u
u0
u4
G4
G6
u7
G2
G6
u k .u2 l.u1
k .u
u0
u7
G4
u2
G5
u4
l.u1
u1
T2 k .Ts
T1 l.Ts
T0 Ts T1 T2
Ts
G2
u5
Ts
u6
u3
G3
u1
l.u1
u5
G1
T2 k .Ts
T1 l.Ts
G1
u2
u6
DCVTKG v1.2
33
Th t iu ch vector bin ti u
DCVTKG v1.2
34
u3
u4
2U DC / 3
u2
u0
u7
U DC
u1
Vng gii hn iu ch ca
phng php SVPWM
Vng gii hn iu ch in p
sin ca phng php SVPWM
u5
u6
35
u1
u2
u7
G1
G3
G5
Nh bng 2, th t iu ch ti u l:
u0
u1
u2
u7
u7
u2
u1
u0
u2
u1 , u2
u1
u2 (hoc u1
u2
u7 ,
u1
iu ch s c tn s l
f h k.2 f s ).
G1 dn
G3 dn
G5 dn
t1
t2
t3
t4
t5
t6
t7
u0
u1
u2
u7
u2
u1
u0
36
u1
u2
u7
u2
u1
u0
Sector 1: u0
u1
u2
u7
u2
u1
u0
Sector 2: u0
u3
u2
u7
u2
u3
u0
Sector 3: u0
u3
u4
u7
u4
u3
u0
u3
II
III
u0 u7
u4
Sector 4: u0
u5
u4
u7
u4
u5
u0
Sector 5: u0
u5
u6
u7
u6
u5
u0
Sector 6: u0
u1
u6
u7
u6
u1
u0 u1
u2
u7
u7
u5
Sector 2
u2
u1
u0
u0 u3
u7
u2
u3 u0
S1
S1
S3
S3
S3
S5
S5
S5
S4
S4
S4
S6
S6
S6
S2
S2
S2
Ts/2
Sector 5
Ts/2
Ts/2
u0 u5 u4 u7 u7 u4 u5 u0
Sector 3
Ts/2
u0 u3 u4 u7 u7 u4 u3 u0
S1
Sector 4
u6
Ts/2
Ts/2
u 2 u7
u1
Ts/2
Ts/2
I
VI
IV
u0
Sector 1
Ts/2
u2
Sector 6
Ts/2
Ts/2
u0 u5 u6 u7 u7 u6 u5 u0
u0 u1
S1
S1
S1
S3
S3
S3
S5
S5
S5
S4
S4
S4
S6
S6
S6
S2
S2
S2
Ts/2
u6 u7 u7 u6 u1 u0
37
3.1.3 Nguyn l phn cng trong thc thi thut ton iu ch vector khng
gian
Kt thc mc 3.1.2 chng ta nm c trnh t iu ch cc vector bin theo tng sector
cng nh trt t ng ngt cc van tng ng. Bng mu xung iu ch cho php ta hnh
dung c kt qu ca phng php. Tuy nhin vn cn mt vn m chng ta cn thc
mc l cc vi x l s hot ng ra sao to ra c cc mu xung nh th? Mi lin h
gia kt qu tnh ton ca thut ton SVM v xung iu ch u ra ca vi x l? Mc 3.1.3 s
tr li nhng cu hi ny. Nguyn l hot ng ca phn cng s c trnh by khi qut
da trn cu trc ca vi x l TMS320F2812 ca hng Texas Instrument. Khi pht xung ca
vi x l ny l khi pht xung tiu biu v c bn nht ca dng DSP C2000 dng DSP ng
dng trong iu khin cng sut ca TI.
DCVTKG v1.2
38
B n i xng
Khi so snh
Trong :
Cc thanh ghi lu thi im pht xung : bao gm ba thanh ghi lu thi im ng,
m van tng ng vi ba cp van ca khi nghch lu cu 6 van.
DCVTKG v1.2
39
T
Tc
Tb
B m i
xng
Khi logic so
snh
Ta
Mu xung
PWM
Mch x l
xung pwm
Thi gian
Xung PWM
X l deadtime, ..
G1 dn
G3 dn
G5 dn
TS / 2
TS
DCVTKG v1.2
40
41
T2
T
, l 1 vi T1 , T2 ln lt l thi gian iu ch cc vector bin u1 , u2 trong mt
Ts
Ts
DCVTKG v1.2
42
T
Tc
Tb
Ta
Thi gian
G1 dn
G3 dn
G5 dn
t1
T0
4
u0
T1
2
t2
u1
t3
T
T2
t4 0
2
4
u2
t5
T0
T
t 2
4 6 2
u7
u2
t7
T1
2
u1
t8
T0
4
u0
TS / 2
TS
u0
u1
u2
u7
u2
u1
u0 .
Chu
bm
xung
DCVTKG v1.2
43
CPRM2 : Tb T0 / 4 T1 / 2
CPRM3 : T T / 4 T / 2 T / 2
c
0
1
2
DCVTKG v1.2
44
DCVTKG v1.2
45
| u |
3
trong ti liu [1]. Trong mc ny mnh trnh by thm v mt phng php khc da trn
php chuyn h trc ta c s dng trong chng trnh ca Texas Instrument, cc bn
c th xem thm trong ti liu [6] mc SVGEN_DQ. y l phng php c th tnh ton
trc tip ra v tr sector cn tm. Cm t chuyn h trc ta , do mnh t t ra cc bn
d hnh dung v phng php.
Trc khi trnh by c th, mnh mun nh s li tng sector trong khng gian. Vic ny
gip thun tin trong vic p dng phng php trong vi x l, mnh s trnh by c th pha
di:
u3
u3
u2
II
u4
III
IV
u5
u0 u7
u2
I
u1
VI
V
V
u4
u0 u7
IV
III
u1
II
VI
u6
u5
u6
46
0
x
y 3
2
z
3
2
1 u
2 u
1
2
u3
u2
0
z<
0
y>
0
x>
0
z> 0
y< >0
x
a>
b< 0
c> 0
0
z<0
y<0
x>0
0
a<
0
b<
0
c>
u3
u2
I
a<0
b>0
c>0
u0 u7
u1
u4
u5
u4
0
z>
0
y<
0
x<
u6
IV
u0 u7
VI
III
u1
II
Z
u5
u6
z>
0
y<
0
x<
0
z>0
y>0
x<0
0
a>
0
b>
0
c<
b
a<
b> 0
c< 0
0
a>0
b<0
c<0
x 0
X 1
X 0
x 0
y 0
Y 1
Y 0
y 0
z 0
Z 1
z 0
Z 0
Gi tr sector c tnh bng mt s nh phn 3 bit ZYX(2) .
ZYX(2) = (Z << 2) + (Y<<1) + X
DCVTKG v1.2
47
tng
u2
i,
vi
t1 T1 / Ts
u t2 .u2 t1.u1
v u2 . Do ta c h phng trnh
t2 .u
u0
u7
t1.u1
u1
sau:
Ts T1 T2 T0
T1
T2
u T .u1 T .u2
s
s
T2
T2 2
* T1
* T1 2
u T . u1 T . u2 cos( 3 )
u T . 3 .udc T . 3 udc .cos( 3 )
s
s
s
s
u* T2 . u sin( )
u* T2 . 2 .u sin( )
Ts 3 dc
Ts
3
3
( u , u mang du * biu th l gi tr thc, phn bit vi gi tr tng i s c trnh
by sau.)
DCVTKG v1.2
48
udc
. Vn ny c trnh by
3
udc
. Lc ny ta c cc gi tr tng i ca vector in p iu ch
3
nh sau:
u*
u
udc / 3
*
u u
u / 3
dc
T1 1
t1 T 2 ( 3u u )
t T2 u
2 Ts
3
t1
t 2
2 0
1
u
2
u
1
Cng thc trn th hin mi quan h gia t l thi gian iu ch (chia tn s trch mu) v t
s in p dt (chia uDC / 3 ). Trong , thi gian iu ch vector u2 ( t2 ) t l thun vi
thnh phn u , thi gian iu ch vector u1 ( t1 ) t l thun vi thnh phn u .
Tng t nh vy ta xy dng cc ma trn tnh ton cc gi tr t1 , t2 t u , u cho cc sector
cn li. thng nht v mt k hiu ta c th coi t1 , t2 tng ng thi gian iu ch cc
vector bin bn phi v bn tri vector cn iu ch trong sector cha n. Khi thi gian
iu ch cc vector bin theo tng sector c quy nh nh sau:
DCVTKG v1.2
49
IV
VI
II
Vector bin
u1
u2
u2
u3
u3
u4
u4
u5
u5
u6
u6
u1
Thi gian iu ch
t1
t2
t1
t2
t1
t2
t1
t2
t1
t2
t1
t2
IV
VI
II
Vector bin
u1
u2
u2
u3
u3
u4
u4
u5
u5
u6
u6
u1
Thi gian iu ch
t1
t2
t2
t1
t1
t2
t2
t1
t1
t2
t2
t1
Sector
III
2
0
1
2
1
2
3
2
1
3
2
IV
3
2
VI
1
2
2
3
II
1
2
1
2
2
0
2
1
T bng trn ta thy cc h s tnh ton thi gian iu ch u xoay quanh ba cng thc sau:
DCVTKG v1.2
50
a u
b ( 3u u )
2
c 2 ( 3u u )
T 3 bin a,b,c bng tnh ton thi gian iu ch c n gin nh sau:
Bng 7: Ma trn tnh ton cc gi tr t1 , t2
Sector
IV
III
c
a
c
b
a
b
a
c
VI
II
b
c
b
a
CPRM2 : Tb T0 / 4 T1 / 2
CPRM3 : T T / 4 T / 2 T / 2
c
0
1
2
Ta
4
(1 (t1 t 2 )) * Ts t1 * Ts
Tb
4
2
(1 (t1 t 2 )) * Ts t1 * Ts t2 * Ts
Tc
4
2
2
DCVTKG v1.2
51
Ta
Ts / 2
2
N
1 t1 t2
Tb
t1
Tb
Ts / 2
2
1 t1 t2
T
TcN c
t1 t2
Ts / 2
2
Sector 3
Ts/2
u0 u1
u2
Sector 1
Ts/2
Ts/2
u7
u7
u2
u1 u0
u0 u3
u 2 u7
Sector 5
Ts/2
Ts/2
u7
u2
u0 u3
u3 u0
S1
S3
S3
S5
S5
S4
S4
S6
S6
S2
S2
Sector 2
Sector 6
Sector 4
Ts/2
Ts/2
u4 u7 u7 u4 u3 u0
Ts/2
Ts/2
Ts/2
u0 u5 u4 u7 u7 u4 u5 u0
u0 u5 u6 u7 u7 u6 u5 u0
Ts/2
u0 u1
u6 u7 u7
Ts/2
u6 u1 u0
S1
S1
S3
S3
S5
S5
S4
S4
S6
S6
S2
S2
DCVTKG v1.2
52
X1
2
X 2 X 1 t1
X X t
2
2
3
T mu chuyn mch hnh 25, ta c th xy dng cng thc tnh thi im pht xung Ta, Tb,
Tc cho tng sector theo cc gi tr X1 , X 2 , X 3 nh sau:
Bng 8: Thi im pht xung TaTbTc
Sector III
Ta
X1
Tb
X2
Tc
X3
DCVTKG v1.2
IV
VI
II
X2
X3
X3
X2
X1
X1
X1
X2
X3
X3
X3
X2
X1
X1
X2
53
Khi xc nh thi gian chuyn mch: bao gm cc khi tnh thi gian iu ch vector
bin v khi tnh thi gian pht xung TaTbTc
M hnh m phng: din di chi tit tng khi trong m hnh, cc tham s ci t
DCVTKG v1.2
54
XY Graph
>= 0
Scope2
A
Scaling1
X
Anpha
Anpha
>= 0
Y
Beta
Beta
Clarke_Uab
ZYX
2
Gain
Scope
Add
xyz Calcuator
>= 0
4
Gain1
>= 0
u_a
Scope5
0
X
Y 3
2
Z
3
2
1 U s
2 U s
1
2
-1*sqrt(3)/2
XY Graph
Product
Anpha
>= 0
Scope2
A
Scaling1
Add
sqrt(3)/2
X
Anpha
Anpha
Y
Beta
Beta
Clarke_Uab
>= 0
Gain
XYZ
>= 0
u_a
Scope5
Add
-1/2
2
Add1
Scope
4
Gain1
>= 0
Product1
ZYX
Product2
Beta
DCVTKG v1.2
55
0
z> 0
y< 0
x>
u3
u2
I
V
u4
0
z>
0
y<
0
x<
IV
u0 u7
VI
III
u1
II
Z
u5
z>
0
y<
0
x<
0
u6
z>0
y>0
x<0
x 0
X 1
X 0
x 0
y 0
Y 1
Y 0
y 0
z 0
Z 1
z 0
Z 0
ua 1sin(100 t )
ub 1sin(100 t )
3
uc 1sin(100 t 3 )
DCVTKG v1.2
56
Nhn xt:
u3
u2
I
V
u0 u7
u4
IV
III
u1
II
VI
u5
u6
Nhn xt:
Cc sector thay i theo qu o quay ca vector in p, th t cc sector: 6-2-3-15-4-6. Khi la chn sector xc nh ng qu o ca vector th t thun.
DCVTKG v1.2
57
ua 1sin(100 t )
ub 1sin(100 t )
3
uc 1sin(100 t 3 )
Nhn xt:
u3
u2
I
V
u0 u7
u4
IV
III
u1
II
VI
u5
u6
Nhn xt:
DCVTKG v1.2
58
3.3.2.1 S m phng
Thnh phn chnh ca s m phng l khi tnh ton thi im pht xung TaTbTc. B ny
gm 2 thnh phn: khi xc nh sector cha vector in p t ( xy dng nh trn) v
khi tnh ton TaTbTc theo tng sector.
u u
Clarke
u u
sector
ua ubuc
u u
M hnh
tng t
Sector
Selector
TaTbTc Calculator
TaTbTc
M hnh gin on
Tt nhin, cc cng thc tnh ton l khc nhau mi sector. V vy, vic p dng cng thc
no ph thuc vo thng tin sector cha vector cn iu ch. S tng qu ca khi tnh
ton TaTbTc c trnh by nh Hnh 55.
DCVTKG v1.2
59
u u
Sector1
Sector2
Sector3
Tnh ton
cc bin
a,b,c
a u
b ( 3u u )
2
c 2 ( 3u u )
Sector4
Xc nh t1t2 t
cc bin abc
theo sector
t1t2
Tnh ton
TaTbTc t t1t2
theo sector
TaTbTc
Sector5
Sector6
III
c
a
I
c
b
Sector
V
IV
a a
b c
VI
b
c
II
b
a
1 t1 t2
X1
2
X 2 X 1 t1
X X t
2
2
3
Sector III I
V
IV VI
Ta
X1 X 2 X 3 X 3 X 2
Tb
X 2 X1 X1 X 2 X 3
Tc
X 3 X 3 X 2 X1 X1
Thi im pht xung TaTbTc
II
X1
X3
X2
DCVTKG v1.2
60
Sector
Sector
[Ta]
Beta
Scope2
Sector Selector
[Tb]
[Ta]
Anpha
B
C
[Tc]
Beta
Clarke_Uab1
XY Graph
[Tb]
[A]
[Tc]
CBA
TaTbTc
[Ta]
Sector1
CBA
A
In1
Out1
In2
Out2
In3
Out3
Voltage Source
Zero-Order
Hold
Anpha
TaTbTc
Scope4
[A]
Scope3
[Ta]
Sector2
Beta
CBA
Clarke
Anpha
[A]
TaTbTc
[B]
Sector3
CBA
[B]
<signal1>
<signal2>
<signal3>
Scope5
[Tb]
Beta
ABC Transform
CBA
TaTbTc
[C]
Sector4
[C]
In2
Scope1
[Tc]
TaTbTc
Sector5
In2
TaTbTc
Multiport
Switch
Sector6
Hnh 56: M hnh m phng khi tnh ton thi im pht xung TaTbTc
Tham s m phng:
Ch m phng:
Bc m phng:
Fix-step size
106 s
Tn s trch mu fs:
10 kHz
Tn s tn hiu t fr:
50 Hz
%_______________________Voltage Parameter__________________________
Ur = 0.5;
% Refernce Voltage Amplitude,
% gia tri tuong doi(tinh theo (udc/sqrt(3)))
61
Sector
D2
[Ta]
Beta
D2
A
Scope2
Sector Selector
[Tb]
[Ta]
[Tc]
D2
D2
Anpha
D2
B
C
Beta
Clarke_Uab1
D2
XY Graph
[Tb]
[A]
D2
[Tc]
CBA
TaTbTc
D2
[Ta]
D2
D2
<signal1>
D2
<signal2>
<signal3>
Sector1
CBA
A
B
C
Cont
Cont
Cont
Voltage Source
In1
Out1
In2
Out2
In3
Out3
Zero-Order
Hold
D2
D2
D2
Anpha
D2
Beta
Clarke
D2
CBA
Anpha
CBA
[A]
[B]
D2
Scope4
[A]
TaTbTc
Beta
ABC Transform
CBA
D2
D2
TaTbTc
[B]
In2
TaTbTc
D2
D2
D2
Scope5
[Tb]
D2
D2
[C]
Sector4
[C]
D2
[Ta]
Sector3
D2
D2
Scope3
Sector2
B
C
TaTbTc
D2
D2
D2
D2
[Tc]
Scope1
D2
Sector5
In2
TaTbTc
D2
Multiport
Switch
Sector6
DCVTKG v1.2
62
2
In2
3
In3
Cont
D2
Cont
1
Out1
Zero-Order
Hold
D2
Zero-Order
Hold1
Cont
2
Out2
D2
Zero-Order
Hold2
3
Out3
>= 0
X
Anpha
Anpha
2
Beta
Y
Beta
>= 0
2
Gain
1
Sector
Add
XYZ
>= 0
4
Gain1
DCVTKG v1.2
63
Sector
Sector
T gi tr t1t2 v v tr Beta
sector, tnh ton b tham s X1X2X3 v xc nh thi im
Scope2
Sector Selector
[Ta]
A
[Tb]
B
C
[Tc]
[Ta]
Clark
[Tb]
[A]
[Tc]
CBA
TaTbTc
[Ta]
Sector1
CBA
A
In1
Out1
In2
Out2
In3
Out3
age Source
Zero-Order
Hold
Anpha
CBA
Anpha
[B]
Scope3
[Ta]
TaTbTc
[B]
Sector3
CBA
[A]
TaTbTc
Scop
[A]
Sector2
Beta
Clarke
<signal1>
<signal2>
<signal3>
Scope5
[Tb]
Beta
ABC Transform
CBA
TaTbTc
[C]
Sector4
[C]
In2
[Tc]
TaTbTc
Sector5
In2
TaTbTc
Multiport
Switch
Sector6
DCVTKG v1.2
64
Anpha
Add
sqrt(3)/2
Product1
1
CBA
Add1
1/2
Product2
A
2
Beta
<signal1>
CBA
<signal2>
t1
X1
X2
t2
1
X3
TaTbTc
Ton_Canculation
<signal2>
CBA
<signal3>
t1
X1
1
X2
-1
-A
Gain
t2
TaTbTc
X3
Ton_Canculation
Tnh b tham s X1 X 2 X 3
DCVTKG v1.2
65
1
X1
t1
<signal2>
<signal3>
X1
Subtract
1
X2
-1
t2
-A
Gain
TaTbTc
X3
1
t1
Ton_Canculation
X2
Add
2
t2
Add1
X3
3.3.2.3 Kt qu m phng
ng thi im pht xung thay i t 0.25 n 0.75 c bin bng 0.5 tng ng
vi bin tn hiu t. iu ny cho thy, bin TaTbTc t l thun vi bin
in p u vo. in p t cng ln th bin thi im pht xung cng cao
DCVTKG v1.2
66
Hnh 69: Cc cu trc iu khin PWM c bn: (a) iu khin vng h, (b) iu khin dng
vng kn
DCVTKG v1.2
67
3.3.3.1 S m phng
Reference
Voltage
u
uref
u
PWM
Hardware
SVPWM
Ta
Tb
Tc
PWM1,4
PWM3,6 PWM5,2
G1
G3
G5
Udc
G4
G6
La
Ra
Lb
Rb
Lc
Rc
G2
68
uref
1
R sL
is
1
. By gi, bng chng trnh m phng ta s kim
R sL
DCVTKG v1.2
69
[Ube]
[Ubr]
[Ube]
[Ual]
[Ucr]
[Ia]
TaTbTc
A
In1
Out1
In2
Out2
In3
Out3
Vref
Anpha
Zero-Order
Hold
[Ib]
Ual
TaTbTc
Beta
Puse
[Ic]
Is
Ubt
Clarke_Uab
PWM
Hardware
SVPWM
[Uar]
[Ia]
[Ia]
Scope1
i
+ -
Scope2
g
+
Udc
-
Continuous
[Ib]
[Ic]
[Uar]
+ i
-
+ i
-
i
+ -
L.s+R
A
B
C
Mo hinh
Mo hinh t
khoi SVPWM
A
B
C
[Ia]
Three-Phase
Series RLC Branch
+ v
-
[Ua]
+ v
-
[Ub]
+
- v
[Uc]
Note:
+ khoi SVPWM cung vo
K= Umax = Udc/sqrt(3)
powe rgui
Fix-step size
in p ngun 1 chiu: 12 V
Bc m phng:
106 s
in tr ti:
0.5
Tn s trch mu fs:
10 kHz
in khng ti:
0.5 mH
Tn s tn hiu t fr: 50 Hz
DCVTKG v1.2
70
Sector
Sector
Beta
Sector Selector1
CBA
TaTbTc
Sector1
CBA
1
Ual
TaTbTc
Signal value
in (0 - 1)
Sector2
2
CBA
TaTbTc
Ubt
Anpha
Sector3
CBA
Saturation
TaTbTc
Beta
ABC Transform1
CBA
TaTbTc
Sector4
In2
TaTbTc
Sector5
In2
TaTbTc
Multiport
Switch1
Sector6
DCVTKG v1.2
71
B m ln xung i xng
Khi so snh
DCVTKG v1.2
72
<=
In1
q+
Relational
Operator
1
T
Sampling
TaTbTc
In1
q-
<=
<signal1>
<signal2>
<signal3>
Out1
Subsystem
In1
q+
Relational
Operator1
Triggered
Subsystem
Subsystem1
1
Puse
q-
<=
In1
q+
Relational
Operator2
Subsystem2
boolean
In1
NOT
q+
1
q-
73
DCVTKG v1.2
74
Cont
Repeating
Sequence
Cont
<=
qIn1
q+
Relational
Operator
D2
Sampling
TaTbTc
D2
In1
Out1
D1
D1
D1
<signal1>
D1
<signal2>
<signal3>
Triggered
Subsystem
qIn1
q+
Relational
Operator1
qIn1
q+
Relational
Operator2
Cont
Cont
Cont
Subsystem1
Cont
<=
Cont
Subsystem
Cont
<=
Cont
1
Puse
Cont
Cont
Subsystem2
Trigger
In1
Out1
75
3.3.3.3 Kt qu m phng
22/06/2016
[Ual]
[Uar]
[Ube]
[Ubr]
[Ua]
[Ube]
[Ual]
[Ucr]
In1
Out1
In2
Out2
In3
Out3
Vref
Zero-Order
Hold
[Ib]
Ual
Anpha
TaTbTc
Beta
Scope3
[Ia]
TaTbTc
[Uar]
Puse
[Ic]
Is
[Ua]
[Ub]
[Uc]
Anpha
Voltage
Ubt
Clarke_Uab
PWM
Hardware
SVPWM
[Uar]
Beta
To Workspace1
Clarke_Uab1
[Ual]
[Ia]
[Ia]
[Ube]
Scope1
+ -i
Scope2
g
+
Udc
-
Continuous
powe rgui
[Ib]
[Ic]
i
+ -
+ -i
+ i
-
[Uar]
A
B
C
A
B
C
Three-Phase
Series RLC Branch
+
- v
[Ua]
+ v
-
[Ub]
+ v
-
[Uc]
Gain2
Vm
To Workspace
1
K
L.s+R
Mo hinh
Mo hinh tai RL
khoi SVPWM
[Ia]
[Ua]
Scope5
Scope4
Note:
+ khoi SVPWM cung voi bo nghich luu hoat dong nhu mot khau khuyech dai voi he so bang
K= Umax = Udc/sqrt(3)
+ Mo hinh tai RL la mot khau quan tinh bac mot co dang: 1/(Ls + R)
Thoi gian dan t1,t2: dat trong don vi tuong doi voi chu ky trich mau Ts
t1 = T1/Ts
DCVTKG v1.2
76
figure(3);
% Init
t = PWM.time;
Ta = PWM.signals.values(:,1);
Tb = PWM.signals.values(:,2);
Tc = PWM.signals.values(:,3);
%Caculating from 0.1s to 0.2s
%Plot
plot(t, Ta,'m-');
hold on;
plot(t, Tb,'r-');
plot(t, Tc,'b-');
grid on;
set (gca,'Ylim',[-0.1 1.1],'Fontsize', 13);
title('Ta,,Tb and Tc(Pu)');
%-------------------------------Phase a-------------------------------figure(4);
% Init
t = Pa.time;
Va = Pa.signals.values(:,1);
DCVTKG v1.2
77
in p bng gi tr U DC / 3 : in p t gp gii hn iu ch
in p t ln hn gi tr U DC / 3 : in p t nm ngoi kh nng iu ch ca
phng php.
a) in p t c gi tr nh hn U DC / 3
Trong trng hp ny bin vector in p t c gi tr bng U r
80 U DC
5.5V . Mnh
100 3
DCVTKG v1.2
78
X: -4.008
Y: 6.922
X: -1.039
Y: 5.444
4
2
X: 7.999
Y: 0.01004
-2
-2
-4
-4
-6
-6
-8
0.06
-8
-8
-6
-4
-2
0.065
0.07
0.075
0.08
DCVTKG v1.2
79
15
1
10
0.8
5
0.6
0
0.4
-5
0.2
-10
0
0
0.02
0.04
0.06
0.08
-15
0
0.02
0.04
0.06
0.08
Hnh 88 biu din kt qu thi im pht xung TaTbTc theo n v tng i chia mt na
chu k bm xung. Qu o ca cc tn hiu Ta, Tb, Tc ln lt chm pha 120. Bin tn
hiu thay i t 0.1 n 0.9, rng 0.9 - 0.1 = 0.8 tng ng vi bin tn hiu t
U r 80 /100*U max .
-10
0
0.01
0.02
0.03
0.04
Time (s)
0.05
0.06
0.07
0.08
Mag (% of Fundamental)
0.3
0.25
0.2
0.15
0.1
0.05
0
10
Harmonic order
15
20
DCVTKG v1.2
80
Hnh 91: M hnh kim tra mi lin h gia kt qu thc v m hnh thut ton
Trong nhng phn trc chng ta tng kt lun rng khi iu ch vector khng gian c
vai tr nh mt khu p t in p u ra, hay mt b phn c vai tr nh mt khi DAC
trong vic bin vector in p t di dng con s thun ty thnh cc i lng in p
thc mang th nguyn l Vol. M hnh Hnh 91 nhm kim tra li kt lun trn. M hnh
c xy dng da trn s n gin Hnh 71 v m hnh ton hc Hnh 72. Trong m
hnh ny khi iu ch vector khng gian c m hnh ha nh mt khu khuch i vi
thi gian p t l tc thi v h s khuch i K bng gi tr tham chiu cho in p tng
i K U DC / 3 .
Dien ap va dong tai pha a
15
Dong dien
Dien ap
10
5
0
-5
-10
-15
0.04
0.05
0.06
0.07
0.08
DCVTKG v1.2
81
-5
Dong dien tai
Dong dien mo hinh
-10
0.04
0.05
0.06
0.07
0.08
DCVTKG v1.2
82
-5
-10
0.07
0.072
0.074
0.076
0.078
0.08
-4
X: 0.07255
Y: -4.506
-4.5
X: 0.07237
Y: -4.506
-5
-5.5
-6
0.0722
0.0724
0.0726
0.0728
DCVTKG v1.2
83
-2
-2
-4
-4
-6
-6
-8
-8
-6
-4
-2
-8
0.06
0.065
0.07
0.075
0.08
Hnh 97: in p iu ch v in p t
1
10
0.8
5
0.6
0
0.4
-5
0.2
-10
0
0
0.02
0.04
0.06
0.08
-15
0
0.02
0.04
0.06
0.08
DCVTKG v1.2
84
10
0
-10
Nguyn l v m phng
iu ch vector khng gian
0
0.01
0.02
0.03
0.04
Time (s)
0.05
0.06
0.07
0.08
Mag (% of Fundamental)
0.4
0.3
0.2
0.1
10
Harmonic order
15
20
4
4
2
-2
-2
-4
-4
-6
-6
-8
-10
-10
-8
-6
-4
-2
-8
0.06
10
0.065
0.07
0.075
0.08
Hnh 102: in p iu ch v in p t
1
10
0.8
5
0.6
0
0.4
-5
0.2
-10
0
0
0.02
0.04
0.06
0.08
-15
0
0.02
0.04
0.06
0.08
85
Mag (% of Fundamental)
10
Harmonic order
15
20
DCVTKG v1.2
86
3.4.1 X l bo ha in p iu ch
Nh kt lun phn trc ta thy rng in p iu ch c dng sin th qu o ca vector
in p t phi l ng trn v nm trong ng trn ni tip hnh lc gic u ca cc
vector bin chun. Tng ng ln ca vector us 1 (theo n v tng i 1/ (U DC / 3) ).
Tuy nhin, trong chng trnh iu khin i khi b iu khin yu cu in p t cho khi
SVPWM vt ra ngoi kh nng iu ch ca n, nht l ti cc thi im qu , iu
khin p ng dng mang nhiu thnh phn hi gy nhiu ngc li b iu khin. khc
phc vn ny ta s dng 1 thao tc gi l x l bo ha in p iu ch. Thao tc c
nhim v lm co li vector in p t nu n vt ra ngoi ng trn gii hn kh nng
iu ch ca thut ton SVPWM.
u3
u2
us '
us
us
u0
u7
u4
u5
'
s
us' us
u1
u6
Hnh 106: X l bo ha in p iu ch
Khu x l bo ha c minh ha trn hnh 91. Trong :
DCVTKG v1.2
87
us' us'
1
1
us
'
u
us 2 us 2
us
u '
s
us 2 us 2
y l cng thc hiu chnh li cc thnh phn vector in p t trn trc khi vector vt
qua ng trn gii hn kh nng iu ch ca thut ton SVPWM. Nh vy sau khi x l
bo ha, vector in p t s lun c m bo nm trong gii hn iu ch ca phng
php.
DCVTKG v1.2
88
[Tabc]
[Ube]
[Ua]
[Ube]
[Ubr]
[Ual]
[Uar]
Scope3
[Ucr]
[Ia]
TaTbTc
Ramp
In1
Out1
Amp B
In2
Out2
In3
Out3
Vref
[Ib]
Ual
Anpha
TaTbTc
Beta
Is
[Ua]
[Ub]
[Uc]
Ubt
Clarke_Uab
Zero-Order
Hold
[Ic]
Puse
PWM
Hardware
Dutycycle_Gen
[Uar]
Anpha
Voltage
Beta
To Workspace1
Clarke_Uab1
[Amp]
[Ual]
[Ia]
K
[Ube]
Scope1
[Ia]
[Uar]
+ -i
Scope2
[Ib]
g
+
Udc
-
[Ic]
i
+ -
i
+ -
i
+ -
Continuous
A
B
C
[Ua]
Scope4
[Ua]
+ v
-
[Ub]
+
- v
[Uc]
Scope5
[Amp]
Three-Phase
Series RLC Branch
+ v
-
To Workspace
1
K
L.s+R
Mo hinh
Mo hinh tai RL
khoi SVPWM
[Ia]
A
B
C
Vm
Gain2
[Tabc]
1
z
[Ia]
Scope6
[Ib]
powe rgui
[Ic]
Fix-step size
in p ngun 1 chiu: 12 V
Bc m phng:
106 s
in tr ti:
0.5
Tn s trch mu fs:
10 kHz
in khng ti:
0.5 mH
Tn s tn hiu t fr: 50 Hz
M hnh m phng trong mc ny v c bn vn ging nh trong mc 3.3.3, mnh ch sa li
phn in p t v khi tnh ton thut ton SVPWM. V file cu hnh v v th cc bn
xem thm trong phn ph lc
a) Khi tnh ton thut ton SVPWM
Khi tnh ton thut ton SVPWM, trong mc ny mnh thm vo khu x l bo ha in p
t SV_Saturator. Cc tham s in p t trn 2 trc s c kim tra ti khi ny, nu
n vt ra ngoi kh nng iu ch ca thut ton th in p t s c hiu chnh li trc
khi a ti b tnh ton
Ual_I
Ual_o
Ual
Ubt_I
Ubt_o
Ubt
Ual
2
TaTbTc
1
TaTbTc
Ubt
SV_Saturator
Dutycycle_Calculator
89
Ual_I
Ual_o
Ual
Ubt_I
Ubt_o
Ubt
Ual
2
Divide
Ual_I
1
TaTbTc
2
Ubt
SV_Saturator
hypot
TaTbTc
sqrt(a*a + b*b)
Ubt_I
Ual_o
1
2
Switch
Ubt_o
Dutycycle_Calculator
DCVTKG v1.2
90
us
'
us
us 2 us 2
us
u '
s
us 2 us 2
Trong khi tn ton thut ton SVPWM ny, mnh cng chnh sa li khi tnh ton TaTbTc,
bng vic thm cc khi sector 0, v sector 7. y l sector khng c thc t, tuy nhin mnh
thm vo m bo khi tnh ton TaTbTc bao qut ht c cc trng hp ca khi tnh
sector ca vector in p t. Gi tr TaTbTc trong sector ny l 1 gi tr bt k.
DCVTKG v1.2
91
Sector
Sector
Beta
Sector Selector
TaTbTc
Sector0
CBA
TaTbTc
Sector1
Ual_I
Ual_o
Ual
2
CBA
Ual
TaTbTc
Ubt_I
Ubt_o
Ubt
Ual
TaTbTc
Ubt
TaTbTc
Sector2
2
CBA
Signal value
in (0 - 1)
TaTbTc
Ubt
Anpha
SV_Saturator Dutycycle_Calculator
Sector3
CBA
Saturation
Beta
CBA
ABC Transform
TaTbTc
TaTbTc
Sector4
In2
TaTbTc
Sector5
In2
TaTbTc
Sector6
TaTbTc
Multiport
Switch
Sector7
2
u_b
3
u_c
1
Amp
3.4.2.3 Kt qu m phng
trc quan kt qu m phng mnh s chia lm 2 phn: trc khi s dng b x l bo ha
v sau khi s dng b x l bo ha.
a) Trc khi s dng b s l bo ha
DCVTKG v1.2
92
0.05
0.1
0.15
0.2
0.15
0.2
0.15
0.2
0.05
0.1
0.05
0.1
Load Current
15
10
5
0
-5
-10
-15
DCVTKG v1.2
93
0.05
0.1
0.15
0.2
0.15
0.2
0.15
0.2
0.05
0.1
0.05
0.1
Load Current
15
10
5
0
-5
-10
-15
DCVTKG v1.2
94
[1] Nguyn Phng Quang, iu khin t ng truyn ng in xoay chiu ba pha, NXB
Gio Dc
[2] Khng r tc gi, Cc phng php iu ch.pdf
[3] Nguyn Phng Quang, Matlab v Simulink dnh cho k s iu khin t ng, NXB
Khoa hc v K thut H Ni, 2005
[4] V Minh Chnh, Phm Quc Hi, Trn Trng Minh, in t cng sut, NXB Khoa
hc v K thut, 2010
[5] Marian .P. Kazmierkowski, Control In Power Electronics Selected Problems
[6] Digital Control Systems (DCS) Group, SPRU485A - Digital Motor Control Software
Library, Texas Instrument
[7] Trnh Quang Vinh, Ti liu hng dn matlab simulink thc hnh m phng in t
cng sut, TH MC
[8] https://www.mathworks.com/help/
[9] Ng Hi Bc, Th thut Matlab - Ly li s liu trn Scope v hin th trn th
http://www.ngohaibac.net/get-data-from-scope-and-display-in-plot/
DCVTKG v1.2
95
4 Ph lc
4.1 Mt s vn trong m phng Matlab Simulink
Phng php tnh ton m phng - Solver
Vic thc hin tnh ton m phng trong Simulink c thc hin bi cc thut ton gi l
Solver. C th nh:
Ode45, ode23: da trn phng php Runge-Kutta, p dng cho cc bc tnh linh
hot (variable-step)
Ode2: phng php Heun, p dng cho bc tnh c nh (fixed-step size)
Ode1: phng php Euler tin, p dng cho bc tnh c nh
Discrete: phng php tnh ton cho cc h thng gin on, c s dng bc tnh c
nh hoc bc tnh linh hot
Bc tnh c nh (Fixed-step) v bc tnh linh hot (variable-step)
Vic thc hin cc php tnh trong qu trnh m phng c Simulink chia lm hai loi
chnh:
DCVTKG v1.2
96
a s cc khi chc nng trong simulink c cu hnh Sample time l -1, tng ng
khi s k tha sample time t cc khi khc hoc ph thuc vo mi trng xung
quang m c ch nh Sample time. Khi Constant th Sample time mc nh l
Inf, tuy nhin khi ni vi cc khi c th thay i Sample time th Sample time ca
khi Const s ph thuc vo cc khi ni vi n ([2] trang 7-16, 7-17). Thng thng
th ta khng cn thay i cc cu hnh mc nh ny
DCVTKG v1.2
97
DCVTKG v1.2
98
DCVTKG v1.2
99
G1
G3
G5
Lc
Rc
Lb
Rb
La
Ra
Udc
G4
G1
G6
G2
G4
i fb
i ref
Hnh 118: iu khin dng pha a
Nguyn l iu khin di tr c th minh ha thng qua b iu khin dng pha a. Ta thy,
khi ng van G1 (G4 kha) kt ni dng ngun vi cun La, nng lng t ngun ra ti,
dng ra cun cm c xu hng tng. Khi kha van G1 (m van G4), kt ni cun La vi m
ngun, nng lng c chiu chy t ti v ngun, dng ra cun La c xu hng gim. Nh
vy, khi dng in phn hi pha a gim xung di ngng di, b iu khin s ng G1
DCVTKG v1.2
100
4.3.1 S m phng
DCVTKG v1.2
101
e_ia
e_ib
e_ic
Refernce Current
[Ib]
[Ua]
[Ib]
[Ub]
[Ic]
Hysteresis Ctrl
[Ia]
[Ia]
Pulse
Is
[Uc]
Is1
[Ic]
[Ia]
+ i
-
Scope2
Scope4
g
+
Udc
-
+
- v
[Ib]
[Ic]
+ i
-
i
+ -
+ -i
A
B
C
A
B
C
Three-Phase
Series RLC Branch
+
- v
[Ua]
Continuous
+ v
-
[Ub]
powe rgui
+
- v
[Uc]
Fix-step size
Bin dng t:
10 A
Bc m phng:
106 s
Tn s dng in t fr:
50 Hz
in tr ti:
0.5
in khng ti:
0.5 mH
in p ngun 1 chiu:
12 V
Gii hn trn v di
0.25 A
% 60; 30;12 V
% Hysterisys reference
Iref = 10;
fl = 50;
omega = 2*pi*fl;
delta = 0.25;
DCVTKG v1.2
102
DCVTKG v1.2
103
one arm
[Q1,Q2]
two arms
[Q1,Q2,Q3,Q4]
DCVTKG v1.2
104
b) Khi iu khin di tr
Khi iu khin di tr gm ba b iu khin c lp theo tng pha. Khi nhn tn hiu u
vo l gi tr sai lch gia dng in t v dng in thc, x l thng tin theo nguyn l
phng php iu khin gii tr. Tn hiu ra l cc tn hiu iu khin mch van IGBT bao
gm 1 vector 6 gi tr logic theo quy nh ca m hnh mch van nh trnh by trn.
q+
In1
e_ia
qq+
In1
e_ib
qq+
In1
1
Pulse
q-
e_ic
DCVTKG v1.2
105
i ref
+ Delta
i ref
(Err <= -Delta )
i feb
i ref
- Delta
g
1
Err
- Delta
+ Delta
Switch on point
106
boolean
In1
NOT
q+
2
q-
4.3.3 Kt qu m phng
Kt qu m phng cho thy dng in p ng c dng sin lch pha 120. Bin dng in
bng 10 A nh gi tr t vo b iu khin.
DCVTKG v1.2
107
[Iar]
Is2
delta
Constant
e_ia
e_ib
e_ic
[Ia]
[Ua]
[Ib]
[Ub]
Pulse
[Ic]
Current Source
Is
Hysteresis Ctrl
[Ia]
[Ib]
[Uc]
Is1
[Ia]
[Ic]
[Iar]
Is2
delta
Constant
[Ia]
+ i
-
Scope2
Scope4
g
+
Udc
-
+
- v
[Ib]
[Ic]
+ -i
+ i
-
+ i
-
A
B
C
A
B
C
Three-Phase
Series RLC Branch
+ v
-
[Ua]
Continuous
+ v
-
[Ub]
powe rgui
+
- v
[Uc]
DCVTKG v1.2
108
109
DCVTKG v1.2
110
% Load RL
Rl = 0.5;
% dien tro cua cuon cam
Rr = 0;
% dien tro tai
R = Rl + Rr;
L = 0.5e-3;
Zl = omega*L;
Z = sqrt(R*R + Zl*Zl);
File v th
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
File:
TestOpenLoop_SVPWM_before_Plot.m
%
%
Comment:
Print file to plot singnal of SIMULINK
%
%
model TestOpenLoop_SVPWM_before.mdl
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
Time = Scope6.time;
Amplitude = Scope6.signals(1).values;
Tabc
= Scope6.signals(2).values;
Iabc
= Scope6.signals(3).values;
figure (2)
subplot (3,1,1);
plot(Time,Amplitude,'b','LineWidth',2);
grid on;
DCVTKG v1.2
111
DCVTKG v1.2
112