LT3045f Lin Reg

LT3045
20V, 500mA, Ultralow Noise,

Ultrahigh PSRR Linear Regulator
Features
Description
Ultralow RMS Noise: 0.8VRMS (10Hz to 100kHz)

nn Ultralow Spot Noise: 2nV/Hz at 10kHz
nn Ultrahigh PSRR: 76dB at 1MHz
nn Output Current: 500mA
nn Wide Input Voltage Range: 1.8V to 20V
nn Single Capacitor Improves Noise and PSRR
nn 100A SET Pin Current: 1% Initial Accuracy
nn Single Resistor Programs Output Voltage
nn High Bandwidth: 1MHz
nn Programmable Current Limit
nn Low Dropout Voltage: 260mV
nn Output Voltage Range: 0V to 15V
nn Programmable Power Good
nn Fast Start-Up Capability
nn Precision Enable/UVLO
nn Parallelable for Lower Noise and Higher Current
nn Internal Current Limit with Foldback
nn Minimum Output Capacitor: 10F Ceramic
nn Reverse Battery and Reverse Current Protection
nn 12-Lead MSOP and 10-Lead 3mm 3mm DFN Packages
The LT3045 is a high performance low dropout linear

regulator featuring LTCs ultralow noise and ultrahigh
PSRR architecture for powering noise sensitive applications. Designed as a precision current reference followed
by a high performance voltage buffer, the LT3045 can be
easily paralleled to further reduce noise, increase output
current and spread heat on the PCB.
nn
Applications
RF Power Supplies: PLLs, VCOs, Mixers, LNAs, PAs
Very Low Noise Instrumentation
nn High Speed/High Precision Data Converters
nn Medical Applications: Imaging, Diagnostics
nn Precision Power Supplies
nn Post-Regulator for Switching Supplies
nn
nn
The device supplies 500mA at a typical 260mV dropout

voltage. Operating quiescent current is nominally 2.2mA
and drops to <<1A in shutdown. The LT3045s wide
output voltage range (0V to 15V) while maintaining unitygain operation provides virtually constant output noise,
PSRR, bandwidth and load regulation, independent of the
programmed output voltage. Additionally, the regulator
features programmable current limit, fast start-up capability and programmable power good to indicate output
voltage regulation.
The LT3045 is stable with a minimum 10F ceramic output
capacitor. Built-in protection includes reverse battery
protection, reverse current protection, internal current
limit with foldback and thermal limit with hysteresis. The
LT3045 is available in thermally enhanced 12-Lead MSOP
and 10-Lead 3mm 3mm DFN packages.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. Patents pending. All other trademarks are the property of their
respective owners.
Typical Application
LT3045
IN
4.7F*
100A
EN/UV
200k
110
100
90
VOUT
3V
IOUT(MAX)
500mA
OUT
PG
OUTS
SET
GND
ILIM
PGFB
4.7F
30.1k
249
80
70
60
VIN = 5V
RSET = 30.1k
CSET = 4.7F
COUT = 10F
IL = 500mA
50
10F
402k
*OPTIONAL, SEE
APPLICATIONS
INFORMATION
PSRR (dB)
VIN
5V 5%
Power Supply Ripple Rejection

120
40
30
49.9k
3045 TA01a
20
10
100
1k
10k 100k
FREQUENCY (Hz)
1M
10M
3045 TA01b
3045f
For more information www.linear.com/LT3045
LT3045
Absolute Maximum Ratings
(Note 1)
IN Pin Voltage..........................................................22V
EN/UV Pin Voltage...................................................22V
IN-to-EN/UV Differential..........................................22V
PG Pin Voltage (Note 10)................................0.3V, 22V
ILIM Pin Voltage (Note 10)................................0.3V, 1V
PGFB Pin Voltage (Note 10)............................0.3V, 22V
SET Pin Voltage (Note 10)...............................0.3V, 16V
SET Pin Current (Note 7)..................................... 20mA
OUTS Pin Voltage (Note 10)............................0.3V, 16V
OUTS Pin Current (Note 7).................................. 20mA
OUT Pin Voltage (Note 10)..............................0.3V, 16V

OUT-to-OUTS Differential (Note 14)........................ 1.2V
IN-to-OUT Differential..............................................22V
IN-to-OUTS Differential............................................22V
Output Short-Circuit Duration........................... Indefinite
Operating Junction Temperature Range (Note 9)
E-Grade, I-Grade................................ 40C to 125C
Storage Temperature Range............... 65C to 150C
Lead Temperature (Soldering, 10 Sec)
MSE Package .................................................... 300C
Pin Configuration
TOP VIEW
TOP VIEW
IN
10 OUT
IN
9 OUTS
EN/UV
PG
ILIM
11
GND
IN
IN
IN
EN/UV
PG
ILIM
8 GND
7 SET
6 PGFB
DD PACKAGE
10-LEAD (3mm 3mm) PLASTIC DFN
TJMAX = 150C, JA = 34C/W, JC = 5.5C/W
EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB
Order Information
1
2
3
4
5
6
13
GND
12
11
10
9
8
7
OUT
OUT
OUTS
GND
SET
PGFB
MSE PACKAGE
12-LEAD PLASTIC MSOP
TJMAX = 150C, JA = 33C/W, JC = 8C/W
EXPOSED PAD (PIN 13) IS GND, MUST BE SOLDERED TO PCB
http://www.linear.com/product/LT3045#orderinfo
LEAD FREE FINISH
TAPE AND REEL
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LT3045EDD#PBF
LT3045EDD#TRPBF
LGYP
10-Lead (3mm 3mm) Plastic DFN
40C to 125C
LT3045IDD#PBF
LT3045IDD#TRPBF
LGYP
10-Lead (3mm 3mm) Plastic DFN
40C to 125C
LT3045EMSE#PBF
LT3045EMSE#TRPBF
3045
12-Lead Plastic MSOP
40C to 125C
LT3045IMSE#PBF
LT3045IMSE#TRPBF
3045
12-Lead Plastic MSOP
40C to 125C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through
designated sales channels with #TRMPBF suffix.
3045f
LT3045
Electrical Characteristics
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25C.
PARAMETER
CONDITIONS
MIN
Input Voltage Range
Minimum IN Pin Voltage ILOAD = 500mA, VIN UVLO Rising

VIN UVLO Hysteresis
(Note 2)
2
1.78
75
Output Voltage Range
VIN > VOUT
SET Pin Current (ISET)
VIN = 2V, ILOAD = 1mA, VOUT = 1.3V

2V < VIN < 20V, 0V < VOUT < 15V, 1mA < ILOAD < 500mA (Note 3)
99
98
Fast Start-Up Set Pin

Current
VPGFB = 289mV, VIN = 2.8V, VSET = 1.3V
Output Offset Voltage

VOS (VOUT VSET)
(Note 4)
VIN = 2V, ILOAD = 1mA, VOUT = 1.3V

2V < VIN < 20V, 0V < VOUT < 15V, 1mA < ILOAD < 500mA (Note 3)
Line Regulation: ISET

Line Regulation: VOS
VIN = 2V to 20V, ILOAD = 1mA, VOUT = 1.3V

VIN = 2V to 20V, ILOAD = 1mA, VOUT = 1.3V (Note 4)
l
l
Load Regulation: ISET

Load Regulation: VOS
ILOAD = 1mA to 500mA, VIN = 2V, VOUT = 1.3V

ILOAD = 1mA to 500mA, VIN = 2V, VOUT = 1.3V (Note 4)
Change in ISET with VSET

Change in VOS with VSET
Change in ISET with VSET
Change in VOS with VSET
VSET = 1.3V to 15V, VIN = 20V, ILOAD = 1mA

VSET = 1.3V to 15V, VIN = 20V, ILOAD = 1mA (Note 4)
VSET = 0V to 1.3V, VIN = 20V, ILOAD = 1mA
VSET = 0V to 1.3V, VIN = 20V, ILOAD = 1mA (Note 4)
Dropout Voltage
ILOAD = 1mA, 50mA
TYP
100
100
MAX
20
V
mV
15
101
102
A
A
2
1
2
UNITS
mA
1
2
mV
mV
0.5
0.5
2
3
nA/V
V/V
3
0.1
0.5
nA
mV
l
l
l
l
30
0.03
150
0.3
400
0.6
600
2
nA
mV
nA
mV
220
275
330
mV
mV
220
280
350
mV
mV
260
350
450
mV
mV
4
5.5
7
25
mA
mA
mA
mA
mA
ILOAD = 300mA (Note 5)

l
ILOAD = 500mA (Note 5)

l
GND Pin Current

VIN = VOUT(NOMINAL)
(Note 6)
ILOAD = 10A
ILOAD = 1mA
ILOAD = 50mA
ILOAD = 100mA
ILOAD = 500mA
2.2
2.4
3.5
4.3
15
Output Noise Spectral

Density (Notes 4, 8)
ILOAD = 500mA, Frequency = 10Hz, COUT = 10F, CSET = 0.47F, VOUT = 3.3V
ILOAD = 500mA, Frequency = 10Hz, COUT = 10F, CSET = 4.7F, 1.3V VOUT 15V
ILOAD = 500mA, Frequency = 10kHz, COUT = 10F, CSET = 0.47F, 1.3V VOUT 15V
ILOAD = 500mA, Frequency = 10kHz, COUT = 10F, CSET = 0.47F, 0V VOUT < 1.3V
500
70
2
5
nV/Hz
nV/Hz
nV/Hz
nV/Hz
Output RMS Noise

(Notes 4, 8)
ILOAD = 500mA, BW = 10Hz to 100kHz, COUT = 10F, CSET = 0.47F, VOUT = 3.3V
ILOAD = 500mA, BW = 10Hz to 100kHz, COUT = 10F, CSET = 4.7F, 1.3V VOUT 15V
ILOAD = 500mA, BW = 10Hz to 100kHz, COUT = 10F, CSET = 4.7F, 0V VOUT < 1.3V
2.5
0.8
1.8
VRMS
VRMS
VRMS
nARMS
l
l
l
l
Reference Current RMS BW = 10Hz to 100kHz

Output Noise (Notes 4, 8)
Ripple Rejection
1.3V VOUT 15V
VIN VOUT = 2V (Avg)
(Notes 4, 8)
VRIPPLE = 500mVP-P, fRIPPLE = 120Hz, ILOAD = 500mA, COUT = 10F, CSET = 4.7F
VRIPPLE = 150mVP-P, fRIPPLE = 10kHz, ILOAD = 500mA, COUT = 10F, CSET = 0.47F
VRIPPLE = 150mVP-P, fRIPPLE = 1MHz, ILOAD = 500mA, COUT = 10F, CSET = 0.47F
117
90
77
76
53
dB
dB
dB
dB
dB
Ripple Rejection
0V VOUT < 1.3V
VIN VOUT = 2V (Avg)
(Notes 4, 8)
VRIPPLE = 500mVP-P, fRIPPLE = 120Hz, ILOAD = 500mA, COUT = 10F, CSET = 0.47F
104
85
72
64
54
dB
dB
dB
dB
dB
EN/UV Pin Threshold
EN/UV Trip Point Rising (Turn-On), VIN = 2V
EN/UV Pin Hysteresis
EN/UV Trip Point Hysteresis, VIN = 2V
1.18
1.24
130
1.32
V
mV
3045f
LT3045
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25C.
PARAMETER
CONDITIONS
EN/UV Pin Current
VEN/UV = 0V, VIN = 20V

VEN/UV = 1.24V, VIN = 20V
VEN/UV = 20V, VIN = 0V
MIN
0.3
1
10
A
A
850
430
mA
mA
mA
570
230
710
700
330
UNITS
15
VIN = 2V, VOUT = 0V

VIN = 12V, VOUT = 0V
VIN = 20V, VOUT = 0V
MAX
A
A
A
0.03
8
Quiescent Current in
VIN = 6V
Shutdown (VEN/UV = 0V)
Internal Current Limit
(Note 12)
TYP
Programmable
Current Limit
Programming Scale Factor: 2V < VIN < 20V (Note 11)

VIN = 2V, VOUT = 0V, RILIM = 300
VIN = 2V, VOUT = 0V, RILIM = 1.5k
l
l
450
90
150
500
100
550
110
mA k
mA
mA
PGFB Trip Point
PGFB Trip Point Rising
291
300
309
mV
PGFB Hysteresis
PGFB Trip Point Hysteresis
PGFB Pin Current
VIN = 2V, VPGFB = 300mV
PG Output Low Voltage
IPG = 100A
PG Leakage Current
VPG = 20V
Reverse Input Current
VIN = 20V, VEN/UV = 0V, VOUT = 0V, VSET = 0V
Reverse Output Current
VIN = 0, VOUT = 5V, SET = Open
mV
25
30
14
Minimum Load Required VOUT < 1V

(Note 13)
10
nA
100
mV
100
25
A
A
Thermal Shutdown
TJ Rising
Hysteresis
165
8
C
C
Start-Up Time
VOUT(NOM) = 5V, ILOAD = 500mA, CSET = 0.47F, VIN = 6V, VPGFB = 6V

VOUT(NOM) = 5V, ILOAD = 500mA, CSET = 4.7F, VIN = 6V, VPGFB = 6V
VOUT(NOM) = 5V, ILOAD = 500mA, CSET = 4.7F, VIN = 6V, RPG1 = 50k,
RPG2 = 700k (with Fast Start-Up to 90% of VOUT)
55
550
10
ms
ms
ms
Thermal Regulation
10ms Pulse
0.01
Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The EN/UV pin threshold must be met to ensure device operation.
Note 3: Maximum junction temperature limits operating conditions. The
regulated output voltage specification does not apply for all possible
combinations of input voltage and output current, especially due to the
internal current limit foldback which starts to decrease current limit at
VIN VOUT > 12V. If operating at maximum output current, limit the input
voltage range. If operating at the maximum input voltage, limit the output
current range.
Note 4: OUTS ties directly to OUT.
Note 5: Dropout voltage is the minimum input-to-output differential
voltage needed to maintain regulation at a specified output current. The
dropout voltage is measured when output is 1% out of regulation. This
definition results in a higher dropout voltage compared to hard dropout
which is measured when VIN = VOUT(NOMINAL). For lower output
voltages, below 1.5V, dropout voltage is limited by the minimum input
voltage specification. For DFN package: Linear Technology is unable to
guarantee maximum dropout voltage specifications at high currents
due to production test limitations with Kelvin-sensing the package
pins. Please consult the Typical Performance Characteristics for curves
%/W
of dropout voltage as a function of output load current and temperature

measured in a typical application circuit.
Note 6: GND pin current is tested with VIN = VOUT(NOMINAL) and a current
source load. Therefore, the device is tested while operating in dropout. This
is the worst-case GND pin current. GND pin current decreases at higher
input voltages. Note that GND pin current does not include SET pin or ILIM
pin current but Quiescent current does include them.
Note 7: SET and OUTS pins are clamped using diodes and two 25 series
resistors. For less than 5ms transients, this clamp circuitry can carry
more than the rated current. Refer to Applications Information for more
information.
Note 8: Adding a capacitor across the SET pin resistor decreases output
voltage noise. Adding this capacitor bypasses the SET pin resistors
thermal noise as well as the reference currents noise. The output noise
then equals the error amplifier noise. Use of a SET pin bypass capacitor
also increases start-up time.
Note 9: The LT3045 is tested and specified under pulsed load conditions
such that TJ TA. The LT3045E is 100% tested at 25C and performance
is guaranteed from 0C to 125C. Specifications over the 40C to 125C
operating temperature range are assured by design, characterization, and
correlation with statistical process controls. The LT3045I is guaranteed
over the full 40C to 125C operating temperature range. High junction
3045f
LT3045
temperatures degrade operating lifetimes. Operating lifetime is derated at
junction temperatures greater than 125C.
Note 10: Parasitic diodes exist internally between the ILIM, PG, PGFB, SET,
OUTS, and OUT pins and the GND pin. Do not drive these pins more than
0.3V below the GND pin during a fault condition. These pins must remain at
a voltage more positive than GND during normal operation.
Note 11: The current limit programming scale factor is specified while the
internal backup current limit is not active. Note that the internal current
limit has foldback protection for VIN VOUT differentials greater than 12V.
Note 12: The internal back-up current limit circuitry incorporates foldback
protection that decreases current limit for VIN VOUT > 12V. Some level of
output current is provided at all VIN VOUT differential voltages. Consult the
Typical Performance Characteristics graph for current limit vs VIN VOUT.
Note 13: For output voltages less than 1V, the LT3045 requires a 10A
minimum load current for stability.
Note 14: Maximum OUT-to-OUTS differential is guaranteed by design.
Typical Performance Characteristics

SET Pin Current
101.0
2.0
N = 3250
Offset Voltage (VOUT VSET)

VIN = 2V
IL = 1mA
VOUT = 1.3V
1.5
OFFSET VOLTAGE (mV)
100.6
100.4
100.2
100.0
99.8
99.6
99.4
1.0
0.5
0
0.5
1.0
1.5
99.2
98
0 25 50 75 100 125 150

TEMPERATURE (C)
99
100
101
ISET DISTRIBUTION (A)
3045 G01
Offset Voltage
3045 G02
SET Pin Current

IL = 1mA
100.8 V
OUT = 1.3V
2.0
100.6
100.4
150C
125C
25C
55C
100.2
100.0
99.8
99.6
99.4
2
3045 G04
99.0

IL = 1mA
VOUT = 1.3V
1.5
1.0
150C
125C
25C
55C
0.5
0
0.5
1.0
1.5
99.2
1
0
1
VOS DISTRIBUTION (mV)
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G03
101.0
N = 3250
2.0
75 50 25
102
OFFSET VOLTAGE (mV)
99.0
75 50 25
SET PIN CURRENT (A)
SET PIN CURRENT (A)
SET Pin Current
VIN = 2V
IL = 1mA
VOUT = 1.3V
100.8
TJ = 25C, unless otherwise noted.
6 8 10 12 14 16 18 20
INPUT VOLTAGE (V)
3045 G05
2.0
6 8 10 12 14 16 18 20
INPUT VOLTAGE (V)
3045 G06
3045f
LT3045
SET Pin Current
101.0
2.0
100.2
100.0
99.8
99.6
99.4
1.5
0.5
0
0.5
99.0
2.0
4.5 6 7.5 9 10.5 12 13.5 15

OUTPUT VOLTAGE (V)
1.5
QUIESCENT CURRENT (A)
2.0
1.5
1.0
0.08
0.06
0.04
ISET
0.02
4.5 6 7.5 9 10.5 12 13.5 15

OUTPUT VOLTAGE (V)
0
75 50 25
Quiescent Current
3.0
VEN/UV = VIN
IL = 10A
RSET = 33.2k
2.5
40
35
30
VIN = 20V
25
20
VIN = 2V
15
0
0 25 50 75 100 125 150
TEMPERATURE (C)
3045 G09
10
2.0
1.5
1.0
0.5
0
75 50 25
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
Quiescent Current
DROPOUT VOLTAGE (mV)
2.5
2.0
1.5
1.0
150C
125C
25C
55C
0.5
0
6
8
10 12
OUTPUT VOLTAGE (V)
16
3045 G13
450
400
350
300
250
200
150
150C
125C
25C
55C
100
50
14
6 8 10 12 14 16 18 20
INPUT VOLTAGE (V)
Dropout Voltage
500
RSET = 33.2k
450
3.0
3045 G12
Typical Dropout Voltage

500
VIN = 20V
VEN/UV = VIN
IL = 10A
3.5
3045 G11
3045 G10
4.0
0 25 50 75 100 125 150

TEMPERATURE (C)
DROPOUT VOLTAGE (mV)
QUIESCENT CURRENT (mA)
VEN/UV = 0V
45
2.5
0.10
VOS
Quiescent Current
0.5
10
3045 G08
50
VIN = 2V
VEN/UV = VIN
3.5
IL = 10A
RSET = 13k
3.0
0.12
Quiescent Current
0.14
12
3045 G07
4.0
0.16
14
1.5
0.18
1.0
99.2
0.20
V = 2.5V
18 IIN= 1mA to 500mA
L
16 VOUT = 1.3V
150C
125C
25C
55C
1.0
1.5
0
IL = 1mA
VIN = 20V
Load Regulation
20
ISET (nA)
100.4
VOS (mV)
SET PIN CURRENT (A)
100.6
150C
125C
25C
55C
OFFSET VOLTAGE (mV)
IL = 1mA
VIN = 20V
100.8
RSET = 33.2k
400
IL = 400mA
350
300
IL = 500mA
250
200
IL = 1mA
150
100
50
50 100 150 200 250 300 350 400 450 500

OUTPUT CURRENT (mA)
3045 G14
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G15
3045f
LT3045
GND Pin Current
22
VIN = 5V
RSET = 33.2k
18
18
GND PIN CURRENT (mA)
IL = 500mA
12
10
IL = 300mA
8
6
IL = 100mA
4
2
0
75 50 25
16
14
12
10
8
6
150C
125C
25C
55C
4
2
IL = 1mA
0 25 50 75 100 125 150

TEMPERATURE (C)
1.30
1.00
0.75
0.50
0 25 50 75 100 125 150

TEMPERATURE (C)
1.26
1.24
VIN = 2V
1.22
VIN = 10V
1.5
150C
125C
25C
55C
1.0
0.5
0
6 8 10 12 14 16 18 20
ENABLE PIN VOLTAGE (V)
3045 G22
EN/UV PIN CURRENT (A)
4.5
2.0
3 4 5 6 7
INPUT VOLTAGE (V)
10
VIN = 10V
140
125
110
VIN = 2V
95
80
50
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G21
Negative Enable Pin Current

0
10
VIN = 2V
8
7
6
5
VIN = 20V
4
3
2
1
0
155
3045 G20
2.5
65
1.18
75 50 25
VIN = 20V
3.0
170
EN/UV Pin Current
3.5
185
10
4.0
RL = 330
RL = 3.3k
EN/UV Pin Hysteresis
1.28
EN/UV Pin Current

5.0
RL = 33
200
3045 G19
5.5
3045 G18
1.20
RISING UVLO
FALLING UVLO
RL = 11
EN/UV PIN HYSTERESIS (mV)
1.75
0
75 50 25
10
EN/UV Turn-On Threshold

1.32
TURN-ON THRESHOLD (V)
INPUT UVLO THRESHOLD (V)
Minimum Input Voltage
1.25
RL = 6.6
12
3045 G17
2.00
0.25
14
50 100 150 200 250 300 350 400 450 500

OUTPUT CURRENT (mA)
3045 G16
1.50
RSET = 33.2k
16
14
VIN = 4.3V
RSET = 33.2k
20
16
GND Pin Current

18
GND Pin Current

20
20
30
40
50
60
70
80
90
6 8 10 12 14 16 18 20
3045 G23
VIN = 2V
150C
125C
25C
55C
100
20 18 16 14 12 10 8 6 4 2
3045 G24
3045f
LT3045
Input Pin Current
0.3
1000
150C
125C
25C
55C
900

600
RILIM = 0
VOUT = 0V
500
0.2
0.1
CURRENT LIMIT (mA)
800
CURRENT LIMIT (mA)
INPUT CURRENT (A)
VIN = 2V
700
600
500
400
300
200
100
0
20 18 16 14 12 10 8 6 4 2
3045 G25
CURRENT LIMIT (mA)
CURRENT LIMIT (mA)
800
700
600
500
400
150C
125C
25C
55C
100
0
RILIM = 300
VOUT = 0V
500
400
300
2 4 6 8 10 12 14 16 18 20
INPUT-TO-OUTPUT DIFFERENTIAL (V)
308
400
300
2.5VIN
5VIN
10VIN
50 100 150 200 250 300 350 400 450 500
OUTPUT CURRENT (mA)
3045 G31
VIN = 2.5V
VIN = 12V
80
60
20
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G30
PGFB Hysteresis
8
VIN = 2V
306
PGFB HYSTERESIS (mV)
500
PGFB RISING THRESHOLD (mV)
ILIM PIN CURRENT (uA)
100
PGFB Rising Threshold
600
120
3045 G29
VILIM = 0V
900 RSET = 13k
140
310
700
RILIM = 1.5k
VOUT = 0V
40
VIN = 2.5V
VIN = 12V
0
75 50 25
ILIM Pin Current
100
160
600
100
1000
200
180
700
3045 G28
Programmable Current Limit

200
200
800
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G27
CURRENT LIMIT (mA)
900
800
0
75 50 25
Programmable Current Limit
RILIM = 0
200
200
0 25 50 75 100 125 150

TEMPERATURE (C)
1000
300
300
3045 G26
1000
900
400
100
VIN = 2.5V
VIN = 12V
0
75 50 25
VIN = 20V
RILIM = 0
VOUT = 0V
304
302
300
298
296
294
6
5
4
3
2
1
292
290
75 50 25
VIN = 2V
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G32
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G33
3045f
LT3045
PG Output Low Voltage
ISET During Start-Up with Fast

Start-Up Enabled
PG Pin Leakage Current

100
50
VIN = 2V
VPGFB = 290mV
IPG = 100A
80
70
30
60
IPG (nA)
35
25
20
40
30
10
20
10
0.5
3045 G35
ISET During Start-Up with Fast

Start-Up Enabled
12
VPGFB = 290mV
VSET = 1.3V
OUTPUT SINK CURRENT (mA)
ISET (mA)
2.5
2.0
1.5
1.0
0.5
0
10
6
4
2
VOUT Forced Above VOUT(NOMINAL)
100
7 8 9 10 11 12 13 14 15
OUTPUT VOLTAGE (V)
3045 G40

110
80
80
70
60
100
70
60
50
VIN = 5V
RSET = 30.1k
COUT = 10F
IL = 500mA
10
COUT = 10F
COUT = 22F
100
90
20
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G39
90
40
3045 G38
CSET = 4.7F
CSET = 0.47F
110
30
0
120
50
IIN when VEN = 0V

IOUT when VEN = 0V
IIN when VEN = VIN
IOUT when VEN = VIN
VIN = 5V
RSET = 33.2k
VOUT VSET > 5mV
0
75 50 25
20
120
PSRR (dB)
CURRENT (mA)
10
15
VOUT VSET (mV)
PSRR (dB)
VIN = 5V
RSET = 33.2k
3045 G37
150C
125C
25C
55C
4 6 8 10 12 14 16 18 20
VIN-TO-VSET DIFFERENTIAL (V)
Output Overshoot Recovery

Current Sink
7
VIN = 5V
RSET = 33.2k
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G36

Current Sink
3.5
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
3045 G34
3.0
1.5
1.0
0
75 50 25
0 25 50 75 100 125 150

TEMPERATURE (C)
VIN = 2.5V
VPGFB = 290mV
VSET = 1.3V
2.0
50
15
0
75 50 25
2.5
ISET (mA)
40
3.0
VPG = 2V
VPGFB = 310mV
90
OUTPUT SINK CURRENT (mA)
45
VPG (mV)
VIN = 5V
RSET = 30.1k
30 CSET = 0.47F
IL = 500mA
20
10
100
1k
10k 100k
FREQUENCY (Hz)
40
1k
10k 100k
FREQUENCY (Hz)
1M
10M
3045 G41
1M
10M
3045 G42
3045f
LT3045

as a Function of Error Amplifier
Input Pair

140
120
120
100
90
80
10
100
70
60
VIN = 5V
RSET = 30.1k
COUT = 10F
CSET = 0.47F
1k
10k 100k
FREQUENCY (Hz)
1M
20
10M
40
10
100
10
1k
10k 100k
FREQUENCY (Hz)
1M
10M
0.8
0.6
0.4
7
6
5
4
3
2
1
0.2
0.1
1
10
SET PIN CAPACITANCE (F)
3045 G46
Noise Spectral Density
1.2
1.0
0.8
0.6
0.4
100
1M
10M
3045 G49
1.5
4.5 6 7.5 9 10.5 12 13.5 15

OUTPUT VOLTAGE (V)
3045 G48
OUTPUT NOISE (nV/Hz)
10
10
1.4
3045 G47
1000
1 V = 5V
IN
RSET = 33.2k
COUT = 10F
ILOAD = 500mA
0.1
10
100
1k
10k 100k
FREQUENCY (Hz)
1.6
0.2
0
0.01
50 100 150 200 250 300 350 400 450 500

LOAD CURRENT (mA)
VIN = VOUT + 2V
COUT = 10F
CSET = 4.7F
ILOAD = 500mA
1.8
RMS OUTPUT NOISE (VRMS)
1.0
1000
1000
100
100
10
2.0
VIN = 5V
COUT = 10F
RSET = 33.2k
ILOAD = 500mA
1.2
100
1
2
3
4
INPUTTOOUTPUT DIFFERENTIAL (V)
Integrated RMS Output Noise

(10Hz to 100kHz)
VIN = 5V
RSET = 33.2k
1.6 COUT = 10F
CSET = 4.7F
1.4
CSET = 0.047F
CSET = 0.47F
CSET = 1F
CSET = 4.7F
CSET = 22F
3045 G45

(10Hz to 100kHz)
1.8
IL = 500mA
RSET = 30.1k
COUT = 10F
CSET = 0.47F
100kHz
500kHz
1MHz
2MHz
20
3045 G44
2.0
50
VOUT 1.3V
0.6V < VOUT < 1.3V
VOUT 0.6V
30

(10Hz to 100kHz)
60
30
40
3045 G43
70
COUT = 10F
1 V = 5V
IN
RSET = 33.2k
COUT = 22F
CSET = 4.7F
ILOAD = 500mA
0.1
10
100
1k
10k 100k
1M
FREQUENCY (Hz)
10M
3045 G50
20
80
50
IL = 500mA
IL = 300mA
IL = 100mA
IL = 50mA
IL = 1mA
40
80
90
PSRR (dB)
PSRR (dB)
PSRR (dB)
100

100
VIN = VOUT + 2V
IL = 500mA
COUT = 10F
CSET = 0.47F
110
60
IL = 500mA
IL = 300mA
IL = 100mA
IL = 10mA
IL = 1mA
10
1 V = 5V
IN
RSET = 33.2k
CSET = 4.7F
COUT = 10F
0.1
10
100
1k
10k 100k
FREQUENCY (Hz)
1M
10M
3045 G51
3045f
LT3045
Noise Spectral Density as
a Function of Error Amplifier
Input Pair
Output Noise: 10Hz to 100kHz
Load Transient Response
1000
VOUT 1.3V
0.6V < VOUT < 1.3V
VOUT 0.6V
100
OUTPUT
CURRENT
500mA/DIV
5V/DIV
VIN = 5V
RSET = 33.2k
COUT = 10F
CSET = 4.7F
IL = 500mA
10
1 V =V
IN
OUT + 2V
IL = 500mA
COUT = 10F
CSET = 4.7F
0.1
10
100
1k
10k 100k
FREQUENCY (Hz)
OUTPUT
VOLTAGE
20mV/DIV
3042 G53
1ms/DIV
1M
20s/DIV
VIN = 5V
RSET = 33.2k
COUT = 10F
CSET = 0.47F
LOAD STEP = 10mA TO 500mA
10M
3045 G52
Start-Up Time with and

without Fast Start-Up Circuitry for
Large CSET
Line Transient Response
3042 G54
Input Supply Ramp-Up and

Ramp-Down
500mV/DIV
INPUT VOLTAGE
OUTPUT WITH
FAST STARTUP
(SET AT 90%)
INPUT
VOLTAGE
500mV/DIV
2V/DIV
OUTPUT
VOLTAGE
1mV/DIV
OUTPUT WITHOUT
FAST STARTUP
5s/DIV
VIN = 4.5V TO 5V
RSET = 33.2k
COUT = 10F
CSET = 0.47F
IL = 500mA
3042 G55
VIN = 5V
RSET = 33.2k
COUT = 10F
CSET = 4.7F
RL = 6.6
100ms/DIV
PULSE EN/UV
2V/DIV
OUTPUT VOLTAGE
3042 G56
50ms/DIV
3042 G57
VIN = 0V TO 5V
VEN/UV = VIN
RSET = 33.2k
COUT = 10F
CSET = 0.47F
RL = 6.6
3045f
11
LT3045
Pin Functions
(DFN/MSOP)
IN (Pins 1, 2/Pins 1, 2, 3): Input. These pins supply power

to the regulator. The LT3045 requires a bypass capacitor
at the IN pin. In general, a batterys output impedance
rises with frequency, so include a bypass capacitor in
battery-powered applications. While a 4.7F input bypass
capacitor generally suffices, applications with large load
transients may require higher input capacitance to prevent
input supply droop. Consult the Applications Information
section on the proper use of an input capacitor and its effect
on circuit performance, in particular PSRR. The LT3045
withstands reverse voltages on IN with respect to GND,
OUTS and OUT. In the case of a reversed input, which occurs if a battery is plugged-in backwards, the LT3045 acts
as if a diode is in series with its input. Hence, no reverse
current flows into the LT3045 and no negative voltage
appears at the load. The device protects itself and the load.
EN/UV (Pin 3/Pin 4): Enable/UVLO. Pulling the LT3045s
EN/UV pin low places the part in shutdown. Quiescent
current in shutdown drops to less than 1A and the output voltage turns off. Alternatively, the EN/UV pin can set
an input supply undervoltage lockout (UVLO) threshold
using a resistor divider between IN, EN/UV and GND. The
LT3045 typically turns on when the EN/UV voltage exceeds
1.24V on its rising edge, with a 130mV hysteresis on its
falling edge. The EN/UV pin can be driven above the input
voltage and maintain proper functionality. If unused, tie
EN/UV to IN. Do not float the EN/UV pin.
PG (Pin 4/Pin 5): Power Good. PG is an open-collector
flag that indicates output voltage regulation. PG pulls low
if PGFB is below 300mV. If the power good functionality is not needed, float the PG pin. A parasitic substrate
diode exists between PG and GND pins of the LT3045; do
not drive PG more than 0.3V below GND during normal
operation or during a fault condition.
ILIM (Pin 5/Pin 6): Current Limit Programming Pin.
Connecting a resistor between ILIM and GND programs
the current limit. For best accuracy, Kelvin connect this
resistor directly to the LT3045s GND pin. The programming scale factor is nominally 150mAk. The ILIM pin
sources current proportional (1:500) to output current;
12
therefore, it also serves as a current monitoring pin with

a 0V to 300mV range. If the programmable current limit
functionality is not needed, tie ILIM to GND. A parasitic
substrate diode exists between ILIM and GND pins of the
LT3045; do not drive ILIM more than 0.3V below GND
during normal operation or during a fault condition.
PGFB (Pin 6/Pin 7): Power Good Feedback. The PG pin
pulls high if PGFB increases beyond 300mV on its rising
edge, with 7mV hysteresis on its falling edge. Connecting an external resistor divider between OUT, PGFB and
GND sets the programmable power good threshold with
the following transfer function: 0.3V (1 + RPG2/RPG1).
As discussed in the Applications Information section,
PGFB also activates the fast start-up circuitry. Tie PGFB
to IN if power good and fast start-up functionalities are
not needed, and if reverse input protection is additionally
required, tie the anode of a 1NH148 diode to IN and its
cathode to PGFB. See the Typical Applications section for
details. A parasitic substrate diode exists between PGFB
and GND pins of the LT3045; do not drive PGFB more
than 0.3V below GND during normal operation or during
a fault condition.
SET (Pin 7/Pin 8): SET. This pin is the inverting input of
the error amplifier and the regulation set-point for the
LT3045. SET sources a precision 100A current that
flows through an external resistor connected between SET
and GND. The LT3045s output voltage is determined by
VSET = ISET RSET. Output voltage range is from zero to
15V. Adding a capacitor from SET to GND improves noise,
PSRR and transient response at the expense of increased
start-up time. For optimum load regulation, Kelvin connect
the ground side of the SET pin resistor directly to the load.
A parasitic substrate diode exists between SET and GND
pins of the LT3045; do not drive SET more than 0.3V below
GND during normal operation or during a fault condition.
GND (Pin 8, Exposed Pad Pin 11/Pin 9, Exposed Pad
Pin 13): Ground. The exposed backside is an electrical
connection to GND. To ensure proper electrical and thermal performance, solder the exposed backside to the PCB
ground and tie it directly to the GND pin.
3045f
LT3045
Pin Functions
OUTS (Pin 9/Pin 10): Output Sense. This pin is the noninverting input to the error amplifier. For optimal transient
performance and load regulation, Kelvin connect OUTS
directly to the output capacitor and the load. Also, tie the
GND connections of the output capacitor and the SET pin
capacitor directly together. A parasitic substrate diode exists between OUTS and GND pins of the LT3045; do not
drive OUTS more than 0.3V below GND during normal
operation or during a fault condition.
OUT (Pin 10/Pins 11, 12): Output. This pin supplies

power to the load. For stability, use a minimum 10F
output capacitor with an ESR below 20m and an ESL
below 2nH. Large load transients require larger output
capacitance to limit peak voltage transients. Refer to the
Applications Information section for more information
on output capacitance. A parasitic substrate diode exists
between OUT and GND pins of the LT3045; do not drive
OUT more than 0.3V below GND during normal operation
or during a fault condition.
Block Diagram
VIN
EN/UV
CIN
IN
CURRENT
REFERENCE
2mA
100A
ENABLE
COMPARATOR
BIAS
FAST START-UP
300mV
OUT
COUT
INTERNAL CURRENT
LIMIT
+
V
RPG2
PG
RPG
GND
300mV
PROGRAMMABLE
CURRENT LIMIT
SET-TO-OUTS
PROTECTION
CLAMP
PGFB
215
+
V
INPUT UVLO
CURRENT LIMIT
THERMAL SHDN
DROPOUT
FAST START-UP
DISABLE LOGIC
VOUT
RL
1.5V
QPWR
THERMAL
SHDN
INPUT
UVLO
PROGRAMMABLE
POWER GOOD
QP
OUTPUT OVERSHOOT
RECOVERY
1.24V
QC
DRIVER
ERROR
AMPLIFIER
SET
RSET
OUTS
CSET
300mV
ILIM
RILIM
RPG1
3045 BD
3045f
13
LT3045
Applications Information
The LT3045 is a high performance low dropout linear
regulator featuring LTCs ultralow noise (2nV/Hz at
10kHz) and ultrahigh PSRR (76dB at 1MHz) architecture
for powering noise sensitive applications. Designed as a
precision current source followed by a high performance
rail-to-rail voltage buffer, the LT3045 can be easily paralleled to further reduce noise, increase output current and
spread heat on the PCB. The device additionally features
programmable current limit, fast start-up capability and
programmable power good.
The LT3045 is easy to use and incorporates all of the protection features expected in high performance regulators.
Included are short-circuit protection, safe operating area
protection, reverse battery protection, reverse current
protection, and thermal shutdown with hysteresis.
Output Voltage
The LT3045 incorporates a precision 100A current source
flowing out of the SET pin, which also ties to the error
amplifiers inverting input. Figure 1 illustrates that connecting a resistor from SET to ground generates a reference
voltage for the error amplifier. This reference voltage is
simply the product of the SET pin current and the SET
pin resistor. The error amplifiers unity-gain configuration
produces a low impedance version of this voltage on its
noninverting input, i.e. the OUTS pin, which is externally
tied to the OUT pin.
The LT3045s rail-to-rail error amplifier and current reference allows for a wide output voltage range from 0V (using a 0 resistor) to VIN minus dropout up to 15V. A
PNP-based input pair is active for 0V to 0.6V output and an
VIN
5V 5%
LT3045
IN
100A
4.7F
EN/UV
OUT
PGFB
VOUT, 3.3V
IOUT(MAX), 500mA
OUTS
SET
GND ILIM
10F
PG
Table 1. 1% Resistor for Common Output Voltages

VOUT (V)
RSET (k)
2.5
24.9
3.3
33.2
49.9
12
121
15
150
The benefit of using a current reference compared with

a voltage reference as used in conventional regulators is
that the regulator always operates in unity gain configuration, independent of the programmed output voltage. This
allows the LT3045 to have loop gain, frequency response
and bandwidth independent of the output voltage. As a
result, noise, PSRR and transient performance do not
change with output voltage. Moreover, since none of the
error amp gain is needed to amplify the SET pin voltage
to a higher output voltage, output load regulation is more
tightly specified in the hundreds of microvolts range and
not as a fixed percentage of the output voltage.
Since the zero TC current source is highly accurate, the
SET pin resistor can become the limiting factor in achieving high accuracy. Hence, it should be a precision resistor.
Additionally, any leakage paths to or from the SET pin
create errors in the output voltage. If necessary, use high
quality insulation (e.g., Teflon, Kel-F); moreover, cleaning of all insulating surfaces to remove fluxes and other
residues may be required. High humidity environments
may require a surface coating at the SET pin to provide
a moisture barrier.
Minimize board leakage by encircling the SET pin with a
guard ring operated at a potential close to itself ideally
tied to the OUT pin. Guarding both sides of the circuit
board is recommended. Bulk leakage reduction depends
3045 F01
0.47F
NPN-based input pair is active for output voltages greater

than 1.3V, with a smooth transition between the two input
pairs from 0.6V to 1.3V output. While the NPN-based input
pair is designed to offer the best overall performance, refer
to the Electrical Characteristics Table for details on offset
voltage, SET pin current, output noise and PSRR variation
with the error amp input pair. Table 1 lists many common
output voltages and their corresponding 1% RSET resistors.
33.2k
Figure 1. Basic Adjustable Regulator
14
3045f
LT3045
on the guard ring width. Leakages of 100nA into or out of
the SET pin creates a 0.1% error in the reference voltage.
Leakages of this magnitude, coupled with other sources
of leakage, can cause significant errors in the output voltage, especially over wide operating temperature range.
Figure 2 illustrates a typical guard ring layout technique.
VIN
IN
LT3045
100A
CIN
EN/UV
PGFB
OUT
PG
1
10
11
VOUT
IOUT(MAX): 500mA
OUTS
SET
OUT
DEMO BOARD
PCB LAYOUT
ILLUSTRATES
4-TERMINAL
CONNECTION
TO COUT
GND
COUT
ILIM
SET
RSET
CSET
3045 F02
3045 F03
Figure 2. DFN Guard Ring Layout
Figure 3. COUT and CSET Connections for Best Performance
Since the SET pin is a high impedance node, unwanted

signals may couple into the SET pin and cause erratic
behavior. This is most noticeable when operating with a
minimum output capacitor at heavy load currents. Bypassing the SET pin with a small capacitance to ground
resolves this issue 10nF is sufficient.
the GND side of CSET directly to the GND side of COUT,

as well as keep the GND sides of CIN and COUT reasonably close. Refer to the LT3045 demo board manual for
more information on the recommended layout that meets
these requirements. While the LT3045 is robust enough
not to oscillate if the recommended layout is not followed,
depending on the actual layout, phase/gain margin, noise
and PSRR performance may degrade.
For applications requiring higher accuracy or an adjustable output voltage, the SET pin may be actively driven
by an external voltage source capable of sinking 100A.
Connecting a precision voltage reference to the SET pin
eliminates any errors present in the output voltage due
to the reference current and SET pin resistor tolerances.
Output Sensing and Stability
The LT3045s OUTS pin provides a Kelvin sense connection
to the output. The SET pin resistors GND side provides a
Kelvin sense connection to the loads GND side.
Additionally, for ultrahigh PSRR, the LT3045 bandwidth
is made quite high (~1MHz), making it very close to a
typical 10F (1206 case size) ceramic output capacitors
self-resonance frequency (~1.6MHz). Therefore, it is very
important to avoid adding extra impedance (ESR and
ESL) outside the feedback loop. To that end, as shown in
Figure 3, minimize the effects of PCB trace and solder
inductance by tying the OUTS pin directly to COUT and
Stability and Output Capacitance

The LT3045 requires an output capacitor for stability.
Given its high bandwidth, LTC recommends low ESR and
ESL ceramic capacitors. A minimum 10F output capacitance with an ESR below 20m and an ESL below 2nH is
required for stability.
Given the high PSRR and low noise performance attained
using a single 10F ceramic output capacitor, larger values
of output capacitor only marginally improves the performance because the regulator bandwidth decreases with
increasing output capacitance hence, there is little to
be gained by using larger than the minimum 10F output
capacitor. Nonetheless, larger values of output capacitance
do decrease peak output deviations during a load transient.
Note that bypass capacitors used to decouple individual
components powered by the LT3045 increase the effective
output capacitance.
3045f
15
LT3045
X5R and X7R dielectrics result in more stable characteristics and are thus more suitable for LT3045. The X7R
dielectric has better stability across temperature, while
the X5R is less expensive and is available in higher values.
Nonetheless, care must still be exercised when using
X5R and X7R capacitors. The X5R and X7R codes only
specify operating temperature range and the maximum
capacitance change over temperature. While capacitance
change due to DC bias for X5R and X7R is better than
Y5V and Z5U dielectrics, it can still be significant enough
to drop capacitance below sufficient levels. As shown in
Figure 6, capacitor DC bias characteristics tend to improve
as component case size increases, but verification of
expected capacitance at the operating voltage is highly
recommended. Due to its good voltage coefficient in small
case sizes, LTC recommends using Muratas GJ8 series
ceramic capacitors.
BOTH CAPACITORS ARE 16V,

1210 CASE SIZE, 10F
0
CHANGE IN VALUE (%)
X5R
20
40
60
Y5V
80
100
14
6
12
8 10
DC BIAS VOLTAGE (V)
16
3045 F04
Figure 4. Ceramic Capacitor DC Bias Characteristics

40
BOTH CAPACITORS ARE 16V,

1210 CASE SIZE, 10F
20
X5R
0
20
40
Y5V
60
80
100
50
25
0
25
75
50
TEMPERATURE (C)
100
125
3045 F05
Figure 5. Ceramic Capacitor Temperature Characteristics

20
Voltage and temperature coefficients are not the only

sources of problems. Some ceramic capacitors have a
piezoelectric response. A piezoelectric device generates
voltage across its terminals due to mechanical stress upon
it, similar to how a piezoelectric microphone works. For a
ceramic capacitor, this stress can be induced by mechanical
vibrations within the system or due to thermal transients.
LT3045 applications in high vibration environments have
three distinct piezoelectric noise generators: ceramic
output, input, and SET pin capacitors. However, due to
LT3045s very low output impedance over a wide frequency range, negligible output noise is generated using
CHANGE IN VALUE (%)
High Vibration Environments
16
20
CHANGE IN VALUE (%)
Give extra consideration to the type of ceramic capacitors

used. They are manufactured with a variety of dielectrics,
each with different behavior across temperature and applied
voltage. The most common dielectrics used are specified
with EIA temperature characteristic codes of Z5U, Y5V,
X5R and X7R. The Z5U and Y5V dielectrics are good for
providing high capacitance in the small packages, but they
tend to have stronger voltage and temperature coefficients
as shown in Figure 4 and Figure 5. When used with a 5V
regulator, a 16V 10F Y5V capacitor can exhibit an effective
value as low as 1F to 2F for the DC bias voltage applied
over the operating temperature range.
20
40
60
80
100
MURATA: 25V,10%,
X7R/X5R, 10F CERAMIC
1
10
15
DC BIAS (V)
25
20
3045 F06
GRM SERIES, 0805, 1.45mm THICK

GJ8 SERIES, 1206, 1.9mm THICK
Figure 6. Capacitor Voltage Coefficient for Different Case Sizes

3045f
LT3045
a ceramic output capacitor. Similarly, due to LT3045s
ultrahigh PSRR, negligible output noise is generated
using a ceramic input capacitor. Nonetheless, given the
high SET pin impedance, any piezoelectric response
from a ceramic SET pin capacitor generates significant
output noise peak-to-peak excursions of hundreds of
Vs. However, due to the SET pin capacitors high ESR
and ESL tolerance, any non-piezoelectrically responsive
(tantalum, electrolytic, or film) capacitor can be used at
the SET pin although electrolytic capacitors tend to have
high 1/f noise. In any case, use of surface mount capacitor
is highly recommended.
Stability and Input Capacitance
The LT3045 is stable with a minimum 4.7F IN pin capacitor.
LTC recommends using low ESR ceramic capacitors. In
cases where long wires connect the power supply to the
LT3045s input and ground terminals, the use of low value
input capacitors combined with a large load current can
result in instability. The resonant LC tank circuit formed by
the wire inductance and the input capacitor is the cause
and not because of LT3045s instability.
The self-inductance, or isolated inductance, of a wire
is directly proportional to its length. The wire diameter,
however, has less influence on its self-inductance. For
example, the self-inductance of a 2-AWG isolated wire
with a diameter of 0.26" is about half the inductance of a
30-AWG wire with a diameter of 0.01". One foot of 30-AWG
wire has 465nH of self-inductance.
Several methods exist to reduce a wires self-inductance.
One method divides the current flowing towards the LT3045
between two parallel conductors. In this case, placing the
wires further apart reduces the inductance; up to a 50%
reduction when placed only a few inches apart. Splitting
the wires connect two equal inductors in parallel. However,
when placed in close proximity to each other, their mutual inductance adds to the overall self inductance of the
wires therefore a 50% reduction is not possible in such
cases. The second and more effective technique to reduce
the overall inductance is to place the forward and return
current conductors (the input and ground wires) in close
proximity. Two 30-AWG wires separated by 0.02" reduce
the overall inductance to about one-fifth of a single wire.
If a battery mounted in close proximity powers the LT3045,

a 4.7F input capacitor suffices for stability. However, if a
distantly located supply powers the LT3045, use a larger
value input capacitor. Use a rough guideline of 1F (in
addition to the 4.7F minimum) per 6" of wire length.
The minimum input capacitance needed to stabilize the
application also varies with the output capacitance as well
as the load current. Placing additional capacitance on the
LT3045s output helps. However, this requires significantly
more capacitance compared to additional input bypassing.
Series resistance between the supply and the LT3045 input
also helps stabilize the application; as little as 0.1 to 0.5
suffices. This impedance dampens the LC tank circuit at
the expense of dropout voltage. A better alternative is to
use a higher ESR tantalum or electrolytic capacitor at the
LT3045 input in parallel with a 4.7F ceramic capacitor.
PSRR and Input Capacitance
For applications utilizing the LT3045 for post-regulating
switching converters, placing a capacitor directly at
the LT3045 input results in ac current (at the switching
frequency) to flow near the LT3045. This relatively highfrequency switching current generates a magnetic field
that couples to the LT3045 output, thereby degrading its
effective PSRR. While highly dependent on the PCB, the
switching pre-regulator, the input capacitance, amongst
other factors, the PSRR degradation can be easily over
30dB at 1MHz. This degradation is present even if the
LT3045 is de-soldered from the board, because it effectively degrades the PSRR of the PC board itself. While
negligible for conventional low PSRR LDOs, LT3045s
ultrahigh PSRR requires careful attention to higher order
parasitics in order to extract the full performance offered
by the regulator.
To mitigate the flow of high-frequency switching current
near the LT3045, the LT3045 input capacitor can be entirely
removed -- as long as the switching converters output
capacitor is located more than an inch away from the
LT3045. Magnetic coupling rapidly decreases with increasing distance. Nonetheless, if the switching pre-regulator
is placed too far away (conservatively more than a couple
inches) from the LT3045, with no input capacitor present,
as with any regulator, the LT3045 input will oscillate at the
3045f
17
LT3045
parasitic LC resonance frequency. Besides, it is generally a
very common (and a preferred) practice to bypass regulator input with some capacitance. So this option is fairly
limited in its scope and not the most palatable solution.
To that end, LTC recommends using the LT3045 demo
board layout for achieving the best possible PSRR performance. The LT3045 demo board layout utilizes magnetic
field cancellation techniques to prevent PSRR degradation
caused by this high-frequency current flowwhile utilizing
the input capacitor.
Filtering High Frequency Spikes
For applications where the LT3045 is used to post-regulate
a switching converter, its high PSRR effectively suppresses any noise present at the switchers switching
frequency typically 100kHz to 4MHz. However, the very
high frequency (hundreds of MHz) spikes beyond the
LT3045s bandwidth associated with the switchers
power switch transition times will almost directly pass
through the LT3045. While the output capacitor is partly
intended to absorb these spikes, its ESL will limit its ability
at these frequencies. A ferrite bead or even the inductance
associated with a short (e.g. 0.5) PCB trace between the
switchers output and the LT3045s input can serve as an
LC-filter to suppress these very high frequency spikes.
Output Noise
The LT3045 offers many advantages with respect to noise
performance. Traditional linear regulators have several
sources of noise. The most critical noise sources for a
traditional regulator are its voltage reference, error amplifier,
noise from the resistor divider network used for setting
output voltage and the noise gain created by this resistor
divider. Many low noise regulators pin out their voltage
reference to allow for noise reduction by bypassing the
reference voltage.
Unlike most linear regulators, the LT3045 does not use a
voltage reference; instead, it uses a 100A current reference. The current reference operates with typical noise
current level of 20pA/Hz (6nARMS over a 10Hz to 100kHz
bandwidth). The resultant voltage noise equals the current
noise multiplied by the resistor value, which in turn is RMS
summed with the error amplifiers noise and the resistors
18
own noise of 4kTR whereby k = Boltzmanns constant

1.38 1023J/K and T is the absolute temperature.
One problem that conventional linear regulators face is
that the resistor divider setting the output voltage gains up
the reference noise. In contrast, the LT3045s unity-gain
follower architecture presents no gain from the SET pin
to the output. Therefore, if a capacitor bypasses the SET
pin resistor, then the output noise is independent of the
programmed output voltage. The resultant output noise
is then set just by the error amplifiers noise typically
2nV/Hz from 10kHz to 1MHz and 0.8VRMS in a 10Hz to
100kHz bandwidth using a 4.7F SET pin capacitor. Paralleling multiple LT3045s further reduces noise by N, for
N parallel regulators.
Refer to the Typical Performance Characteristics section
for noise spectral density and RMS integrated noise over
various load currents and SET pin capacitances.
Set Pin (Bypass) Capacitance: Noise, PSRR, Transient
Response and Soft-Start
In addition to reducing output noise, using a SET pin bypass
capacitor also improves PSRR and transient performance.
Note that any bypass capacitor leakage deteriorates the
LT3045s DC regulation. Capacitor leakage of even 100nA
is a 0.1% DC error. Therefore, LTC recommends the use
of a good quality low leakage ceramic capacitor.
Using a SET pin bypass capacitor also soft-starts the output
and limits inrush current. The RC time constant, formed
by the SET pin resistor and capacitor, controls soft-start
time. Ramp-up rate from 0 to 90% of nominal VOUT is:
tSS 2.3 RSET CSET (Fast Start-Up Disabled)
Fast Start-Up
For ultralow noise applications that require low 1/f noise
(i.e. at frequencies below 100Hz), a larger value SET pin
capacitor is required, up to 22F. While this would normally
significantly increase the regulators start-up time, the
LT3045 incorporates fast start-up circuitry that increases
the SET pin current to about 2mA during start-up.
As shown in the Block Diagram, the 2mA current source
remains engaged while PGFB is below 300mV, unless the
3045f
LT3045
regulator is in current limit, dropout, thermal shutdown
or input voltage is below minimum VIN.
If fast start-up capability is not used, tie PGFB to IN or to
OUT for output voltages above 300mV. Note that doing
so also disables power good functionality.
ENABLE/UVLO
The EN/UV pin is used to put the regulator into a micropower shutdown state. The LT3045 has an accurate
1.24V turn-on threshold on the EN/UV pin with 130mV
of hysteresis. This threshold can be used in conjunction
with a resistor divider from the input supply to define an
accurate undervoltage lockout (UVLO) threshold for the
regulator. The EN/UV pin current (IEN) at the threshold from
the Electrical Characteristics table needs to be considered
when calculating the resistor divider network:
R
VIN(UVLO) =1.24V 1+ EN2 +IEN REN2
REN1

The EN/UV pin current (IEN) can be ignored if REN1 is less
than 100k. If unused, tie EN/UV pin to IN.
Programmable Power Good
As illustrated in the Block Diagram, power good threshold is user programmable using the ratio of two external
resistors, RPG2 and RPG1:
R
VOUT(PG _ THRESHOLD) = 0.3V 1+ PG2 +IPGFB RPG2
RPG1
If the PGFB pin increases above 300mV, the open-collector
PG pin de-asserts and becomes high impedance. The
power good comparator has 7mV hysteresis and 5s of
deglitching. The PGFB pin current (IPGFB) from the Electrical
Characteristics table must be considered when determining
the resistor divider network. The PGFB pin current (IPGFB)
can be ignored if RPG1 is less than 30k. If power good
functionality is not used, float the PG pin. Please note that
programmable power good and fast start-up capabilities
are disabled for output voltages below 300mV.
Externally Programmable Current Limit

The ILIM pins current limit threshold is 300mV. Connecting
a resistor from ILIM to GND sets the maximum current
flowing out of the ILIM pin, which in turn programs the
LT3045s current limit. With a 150mA k programming
scale factor, the current limit can be calculated as follows:

Current Limit =
150mA k
RILIM
For example, a 1k resistor programs the current limit

to 150mA and a 2k resistor programs the current limit
to 75mA. For good accuracy, Kelvin connect this resistor
to the LT3045s GND pin.
In cases where IN-to-OUT differential is greater than 12V,
the LT3045s foldback circuitry decreases the internal
current limit. As a result, internal current limit may override the externally programmed current limit level to keep
the LT3045 within its safe-operating-area (SOA). See the
Internal Current Limit vs Input-to-Output Differential graph
in the Typical Performance Characteristics section.
As shown in the Block Diagram, the ILIM pin sources current
proportional (1:500) to output current; therefore, it also
serves as a current monitoring pin with a 0V to 300mV
range. If external current limit or current monitoring is
not used, tie ILIM to GND.
During a load step from full load to no load (or light
load), the output voltage overshoots before the regulator
responds to turn the power transistor OFF. Given that there
is no load (or very light load) present at the output, it takes
a long time to discharge the output capacitor.
As illustrated in the Block Diagram, the LT3045 incorporates
an overshoot recovery circuitry that turns on a current
sink to discharge the output capacitor in the event OUTS
is higher than SET. This current is typically about 4mA.
No load recovery is disabled for input voltages less than
2.5V or output voltages less than 1.5V.
3045f
19
LT3045
VIN
5V 5%
If OUTS is externally held above SET, the current sink

turns ON in an attempt to restore OUTS to its programmed
voltage. The current sink remains ON until the external
circuitry releases OUTS.
LT3045
IN
100A
10F
EN/UV
OUT
PGFB
20m
OUTS
SET
GND ILIM
PG
VOUT
3.3V
IOUT(MAX)
1A
LT3045
IN
100A
EN/UV
OUT
PGFB
20m
OUTS
SET
GND ILIM
PG
10F
3045 F07
16.5k
Direct Paralleling for Higher Current
10F
0.47F
Higher output current is obtained by paralleling multiple

LT3045s. Tie all SET pins together and all IN pins together.
Connect the OUT pins together using small pieces of PCB
trace (used as a ballast resistor) to equalize currents in
the LT3045s. PCB trace resistance in milliohms/inch is
shown in Table 2.
Table 2. PC Board Trace Resistance
WEIGHT (oz)
10mil WIDTH
20mil WIDTH
54.3
27.1
27.1
13.6
Trace resistance is measured in m/in.
The small worst-case offset of 2mV for each paralleled

LT3045 minimizes the required ballast resistor value.
Figure 7 illustrates that two LT3045s, each using a 20m
PCB trace ballast resistor, provide better than 20% accurate
output current sharing at full load. The two 20m external
resistors only add 10mV of output regulation drop with a
1A maximum current. With a 3.3V output, this only adds
0.3% to the regulation accuracy. As has been discussed
previously, tie the OUTS pin directly to the output capacitor.
Figure 7. Parallel Devices
More than two LT3045s can also be paralleled for even

higher output current and lower output noise. Paralleling
multiple LT3045s is also useful for distributing heat on the
PCB. For applications with high input-to-output voltage
differential, an input series resistor or resistor in parallel
with the LT3045 can also be used to spread heat.
PCB Layout Considerations
Given the LT3045s high bandwidth and ultrahigh PSRR,
careful PCB layout must be employed to achieve full device
performance. Figure 8 shows a recommended layout that
delivers full performance of the regulator. Refer to the
LT3045s DC2491A demo board manual for further details.
Figure 8. Recommended DFN Layout
20
3045f
LT3045
Thermal Considerations
Table 3. Measured Thermal Resistance for DFN Package
The LT3045 has internal power and thermal limiting circuits that protect the device under overload conditions.
The thermal shutdown temperature is nominally 165C
with about 8C of hysteresis. For continuous normal
load conditions, do not exceed the maximum junction
temperature (125C for E- and I-grades). It is important to
consider all sources of thermal resistance from junction to
ambient. This includes junction-to-case, case-to-heat sink
interface, heat sink resistance or circuit board-to-ambient
as the application dictates. Additionally, consider all heat
sources in close proximity to the LT3045.
The undersides of the DFN and MSOP packages have
exposed metal from the lead frame to the die attachment.
Both packages allow heat to directly transfer from the die
junction to the PCB metal to limit maximum operating
junction temperature. The dual-in-line pin arrangement
allows metal to extend beyond the ends of the package
on the topside (component side) of the PCB.
For surface mount devices, heat sinking is accomplished
by using the heat spreading capabilities of the PCB and its
copper traces. Copper board stiffeners and plated throughholes can also be used to spread the heat generated by
the regulator.
Tables 3 and 4 list thermal resistance as a function of copper
area on a fixed board size. All measurements were taken
in still air on a 4 layer FR-4 board with 1oz solid internal
planes and 2oz top/bottom planes with a total board thickness of 1.6mm. The four layers were electrically isolated
with no thermal vias present. PCB layers, copper weight,
board layout and thermal vias affect the resultant thermal
resistance. For more information on thermal resistance
and high thermal conductivity test boards, refer to JEDEC
standard JESD51, notably JESD51-7 and JESD51-12.
Achieving low thermal resistance necessitates attention
to detail and careful PCB layout.
COPPER AREA
TOP SIDE*
BOTTOM SIDE
BOARD AREA
THERMAL
RESISTANCE
2500mm2
2500mm2
2500mm2
34C/W
1000mm2
2500mm2
2500mm2
34C/W
225mm2
2500mm2
2500mm2
35C/W
100mm2
2500mm2
2500mm2
36C/W
*Device is mounted on topside
Table 4. Measured Thermal Resistance for MSOP Package

COPPER AREA
TOP SIDE*
BOTTOM SIDE
BOARD AREA
THERMAL
RESISTANCE
2500mm2
2500mm2
2500mm2
33C/W
1000mm2
2500mm2
2500mm2
33C/W
225mm2
2500mm2
2500mm2
34C/W
100mm2
2500mm2
2500mm2
35C/W
*Device is mounted on topside
Calculating Junction Temperature

Example: Given an output voltage of 3.3V and input voltage
of 5V 5%, output current range from 1mA to 500mA,
and a maximum ambient temperature of 85C, what is the
maximum junction temperature?
The LT3045s power dissipation is:
IOUT(MAX) (VIN(MAX) VOUT) + IGND VIN(MAX)
where:
IOUT(MAX) = 500mA
VIN(MAX) = 5.25V
IGND (at IOUT = 500mA and VIN = 5.25V) = 12.5mA
thus:
PDISS = 0.5A (5.25V 3.3V) + 12.5mA 5.25V = 1W
Using a DFN package, the thermal resistance is in the
range of 34C/W to 36C/W depending on the copper area.
Therefore, the junction temperature rise above ambient
approximately equals:
1W 35C/W = 35C
The maximum junction temperature equals the maximum ambient temperature plus the maximum junction
temperature rise above ambient:
TJMAX = 85C + 35C = 120C
3045f
21
LT3045
Typical Applications
Overload Recovery
Protection Features
Like many IC power regulators, the LT3045 incorporates

safe-operating-area (SOA) protection. The SOA protection
activates at input-to-output differential voltages greater
than 12V. The SOA protection decreases the current limit
as the input-to-output differential increases and keeps
the power transistor inside a safe operating region for
all values of input-to-output voltages up to the LT3045s
absolute maximum ratings. The LT3045 provides some
level of output current for all values of input-to-output differentials. Refer to the Current Limit curves in the Typical
Performance Characteristics section. When power is first
applied and input voltage rises, the output follows the input
and keeps the input-to-output differential low to allow the
regulator to supply large output current and start-up into
high current loads.
The LT3045 incorporates several protection features for

battery-powered applications. Precision current limit and
thermal overload protection protect the LT3045 against
overload and fault conditions at the devices output. For
normal operation, do not allow the junction temperature
to exceed 125C (E-grade, I-grade).
Due to current limit foldback, however, at high input voltages a problem can occur if the output voltage is low and
the load current is high. Such situations occur after the
removal of a short-circuit or if the EN/UV pin is pulled high
after the input voltage has already turned ON. The load
line in such cases intersects the output current profile at
two points. The regulator now has two stable operating
points. With this double intersection, the input power
supply may need to be cycled down to zero and brought
back up again to make the output recover. Other linear
regulators with foldback current limit protection (such as
the LT1965 and LT1963A) also exhibit this phenomenon,
so it is not unique to the LT3045.
The LT3045 also incorporates reverse input protection

whereby the IN pin withstands reverse voltages of up to
20V without causing any input current flow and without
developing negative voltages at the OUT pin. The regulator
protects both itself and the load against batteries that are
plugged-in backwards.
22
To protect the LT3045s low noise error amplifier, the SETto-OUTS protection clamp limits the maximum voltage
between SET and OUTS with a maximum DC current of
20mA through the clamp. So for applications where SET
is actively driven by a voltage source, the voltage source
must be current limited to 20mA or less. Moreover, to limit
the transient current flowing through these clamps during
a transient fault condition, limit the maximum value of the
SET pin capacitor (CSET) to 22F.
In circuits where a backup battery is required, several

different input/output conditions can occur. The output
voltage may be held up while the input is either pulled to
GND, pulled to some intermediate voltage, or left opencircuit. In all of these cases, the reverse current protection
circuitry prevents current flow from output to the input.
Nonetheless, due to the OUTS-to-SET clamp, unless the
SET pin is floating, current can flow to GND through the
SET pin resistor as well as up to 15mA to GND through
the output overshoot recovery circuitry. This current flow
through the output overshoot recovery circuitry can be
significantly reduced by placing a Schottky diode between
OUTS and SET pins, with its anode at the OUTS pin.
3045f
LT3045
12VIN to 3.3VOUT with 0.8VRMS Integrated Noise
LT3045
IN
VIN
12V 5%
4.7F
100A
EN/UV
200k
VOUT
3.3V
IOUT
200mA
OUT
PG
OUTS
GND
SET
ILIM
10F
PGFB
453k
4.7F
33.2k
750
49.9k
3045 TA02
Low Noise CC/CV Lab Power Supply

LT3045
IN
VIN
4.7F
Ultralow Noise Current Source for RF Biasing Applications

VIN
1.8V to 20V
100A
OUT
PG
VOUT
OUTS
0.47F
ROUT = R1 + RLOAD
EN/UV
PGFB
SET
100A
4.7F
EN/UV
LT3045
IN
GND
RSET
OUT
PGFB
OUTS
PG
ILIM
10F
SET
GND
ILIM
VOUT(MAX): 15V
R1
I : 200mA
1 OUT
10F
RLOAD
4.7F
RIOUT
RSET
2k
3045 TA03
3045 TA04
VOUT(MAX) =100A RSET

IOUT(MAX) =
150mA k
RIOUT
OUTPUT CURRENT NOISE = 0.8VRMS/ROUT

INCREASE R1 (AND RSET) TO REDUCE CURRENT NOISE
3045f
23
LT3045
Programming Undervoltage Lockout
VIN
4V Turn-ON
3.4V Turn-OFF
4.7F
110k
VIN(UVLO)RISING =1.24V 1+
49.9k
LT3045
IN
100A
PGFB
REN2
110k
PG
VOUT
3.3V
IOUT(MAX)
500mA
OUT
EN/UV
REN1
49.9k
OUTS
SET
10F
GND ILIM
3045 TA05
0.47F
33.2k
Ratiometric Tracking
LT3045
IN
100A
EN/UV
PGFB
VIN
5.5V TO 20V
PG
LT3045
IN
EN/UV
0.1F
PGFB
OUT
PG
OUTS
SET
0.1F
24
GND
ILIM
10F
VOUT
5V
OUTS
SET
100A
10F
OUT
16.9k
GND
10F
ILIM
3045 TA06
VOUT
3.3V
MIN LOAD 200A
33.2k
3045f
LT3045
Ultralow 1/f Noise Reference Buffer
VIN
6V 5%
LT3045
IN
100A
4.7F
EN/UV
PGFB
1,2
PG
6,7
LTC6655-5
OUTS
SET
3,4,5
VOUT = 5V
IOUT(MAX)
500mA
OUT
GND
10F
ILIM
1k
3045 TA07
10F
49.9k
4.7F
Paralleling Multiple Devices Using ILIM (Current Monitor) to Cancel Ballast Resistor Drop
LT3045
IN
10F
LT3045
100A
EN/UV
VOUT = 3.3V
IOUT(MAX) = 1A
PGFB
OUT
PG
OUTS
SET
IN
100A
GND
ILIM
VIN
5V 5%
OUT
20m
10F
20m
10F
RILIM
287
EN/UV
PGFB
PG
OUTS
ILIM
GND
SET
287
3045 TA08
1F
16.5k
N = NUMBER OF DEVICES IN PARALLEL

RCDC = CABLE (BALLAST RESISTOR) DROP CANCELLATION RESISTOR
RILIM = CURRENT LIMIT PROGRAMMING RESISTOR
RBALLAST = BALLAST RESISTOR
ILIM = OUTPUT CURRENT LIMIT
RCDC
5
RILIM = 150mA k/ILIM RCDC N

= 287 (FOR 500mA ILIM PER REGULATOR)
RCDC = RBALLAST 500/N
= 5
3045f
25
LT3045
Paralleling Multiple LT3045s for 2A Output Current
LT3045
IN
VIN
5V 5%
22F
LT3045
100A
IN
100A
200k
OUT
PG
OUT
20m
OUTS
SET ILIM
GND
EN/UV
PGFB
20m
10F
EN/UV
PGFB
PG
OUTS
ILIM
10F
GND
SET
453k
49.9k
VOUT = 3.3V
IOUT(MAX) = 2A
DROPOUT = 300mV
0.8VRMS
4
=0.4VRMS
OUTPUT NOISE =
LT3045
IN
LT3045
100A
100A
PGFB
OUT
PG
OUT
20m
OUTS
SET
GND
EN/UV
IN
ILIM
10F
4.7F
20m
10F
EN/UV
PGFB
PG
OUTS
ILIM
GND
SET
8.25k
3045 TA09
26
3045f
LT3045
Low Noise Wheatstone Bridge Power Supply
LT1763 NOISE: 20VRMS (10Hz TO 100kHz)
LT3045 NOISE: 0.8VRMS (10Hz TO 100kHz)
LT3045
IN
VIN
5V 5%
4.7F
100A
EN/UV
200k
+
OUT
PG
RESISTOR
TOLERANCE
BRIDGE PSRR
NOISE AT VBRIDGE
USING LT1763
NOISE AT VBRIDGE
USING LT3045
PERFECT
MATCHING
INFINITE
1%
40dB
200nVRMS
8nVRMS
5%
26dB
1000nVRMS
42.5nVRMS
VOUT: 3.3V AND IOUT(MAX): 500mA

R1
OUTS
SET
GND ILIM PGFB
10F
R3
VBRIDGE
453k
+
R2
4.7F
R4
49.9k
33.2k
3045 TA10
PGFB Disabled without Reverse Input Protection

LT3045
IN
VIN
4.7F
PGFB Disabled with Reverse Input Protection
4.7F
100A
EN/UV
1N4148
OUT
PG
0.47F
100A
EN/UV
PGFB
OUT
VOUT
PGFB
OUTS
SET
LT3045
IN
VIN
GND
ILIM
PG
10F
RSET
0.47F
3045 TA11
VOUT
OUTS
SET
GND
ILIM
10F
RSET
3045 TA12
3045f
27
LT3045
Package Description
Please refer to http://www.linear.com/product/LT3045#packaging for the most recent package drawings.

DD Package
10-Lead Plastic DFN (3mm 3mm)
(Reference LTC DWG # 05-08-1699 Rev C)
0.70 0.05
3.55 0.05
1.65 0.05
2.15 0.05 (2 SIDES)
PACKAGE
OUTLINE
0.25 0.05
0.50
BSC
2.38 0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
3.00 0.10
(4 SIDES)
R = 0.125
TYP
6
0.40 0.10
10
1.65 0.10
(2 SIDES)
PIN 1 NOTCH
R = 0.20 OR
0.35 45
CHAMFER
PIN 1
TOP MARK
(SEE NOTE 6)
0.200 REF
0.75 0.05
0.00 0.05
(DD) DFN REV C 0310
0.25 0.05
0.50 BSC
2.38 0.10
(2 SIDES)
BOTTOM VIEWEXPOSED PAD
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
28
3045f
LT3045
Package Description
Please refer to http://www.linear.com/product/LT3045#packaging for the most recent package drawings.

MSE Package
12-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG # 05-08-1666 Rev G)
BOTTOM VIEW OF
EXPOSED PAD OPTION
2.845 0.102
(.112 .004)
5.10
(.201)
MIN
2.845 0.102
(.112 .004)
0.889 0.127
(.035 .005)
1.651 0.102
(.065 .004)
1.651 0.102 3.20 3.45

(.065 .004) (.126 .136)
12
0.65
0.42 0.038
(.0256)
(.0165 .0015)
BSC
TYP
RECOMMENDED SOLDER PAD LAYOUT
0.254
(.010)
0.35
REF
4.039 0.102
(.159 .004)
(NOTE 3)
0.12 REF
DETAIL B
CORNER TAIL IS PART OF
DETAIL B THE LEADFRAME FEATURE.
FOR REFERENCE ONLY
7
NO MEASUREMENT PURPOSE
0.406 0.076
(.016 .003)
REF
12 11 10 9 8 7
DETAIL A
0 6 TYP
3.00 0.102
(.118 .004)
(NOTE 4)
4.90 0.152
(.193 .006)
GAUGE PLANE
0.53 0.152
(.021 .006)
DETAIL A
1.10
(.043)
MAX
0.18
(.007)
SEATING
PLANE
0.22 0.38
(.009 .015)
TYP
1 2 3 4 5 6
0.650
(.0256)
BSC
NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL
NOT EXCEED 0.254mm (.010") PER SIDE.
0.86
(.034)
REF
0.1016 0.0508
(.004 .002)
MSOP (MSE12) 0213 REV G
3045f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.

However, no responsibility is assumed for its use. Linear Technology Corporation makes no representaFor more
information
www.linear.com/LT3045
tion that the interconnection
of its circuits
as described
herein will not infringe on existing patent rights.
29
LT3045
Typical Application
Parallel Devices
LT3045
IN
VIN
5V 5%
100A
10F
EN/UV
OUT
PGFB
20m
OUTS
SET
GND ILIM
PG
10F
VOUT
3.3V
IOUT(MAX)
1A
LT3045
IN
100A
EN/UV
OUT
PGFB
20m
OUTS
SET
GND ILIM
PG
10F
3045 TA13
16.5k
0.47F
Related Parts
PART NUMBER
DESCRIPTION
COMMENTS
LT1761
100mA, Low Noise LDO
300mV Dropout Voltage, Low Noise: 20VRMS, VIN = 1.8V to 20V,

TSOT-23 Package
LT1763
500mA, Low Noise LDO

4mm 3mm DFN and SO-8 Packages
LT3042
200mA, Ultralow Noise and Ultrahigh PSRR LDO
0.8VRMS Noise and 79dB PSRR at 1MHz, VIN = 1.8V to 20V, 350mV
Dropout Voltage, Programmable Current Limit and Power Good,
3mm 3mm DFN and MSOP Packages
LT3055
500mA LDO with Diagnostics and Precision Current Limit

LT3065
500mA Low Noise LDO with Soft-Start

LT3080
1.1A, Parallelable, Low Noise, Low Dropout Linear Regulator
300mV Dropout Voltage (2-Supply Operation), Low Noise: 40VRMS,

VIN: 1.2V to 36V, VOUT: 0V to 35.7V, Current-Based Reference with
1-Resistor VOUT Set; Directly Parallelable (No Op Amp Required),
Stable with Ceramic Capacitors; TO-220, DD-Pak, SOT-223, MSOP
and 3mm 3mm DFN-8 Packages; LT3080-1 Version Has Integrated
Internal Ballast Resistor
LT3085
500mA, Parallelable, Low Noise, Low Dropout Linear

Regulator
275mV Dropout (2-Supply Operation), Low Noise: 40VRMS, VIN: 1.2V

to 36V, VOUT: 0V to 35.7V, Current-Based Reference with 1-Resistor
VOUT Set, Directly Parallelable (No Op Amp Required), Stable with
Ceramic Capacitors; MS8E and 2mm 3mm DFN-6 Packages
30 Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417

(408) 432-1900 FAX: (408) 434-0507
www.linear.com/LT3045
3045f
LT 0916 PRINTED IN USA
LINEAR TECHNOLOGY CORPORATION 2016

LT3045f Lin Reg

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

LT3045f Lin Reg

Uploaded by

Copyright:

Available Formats

LT3045

20V, 500mA, Ultralow Noise,

Ultralow RMS Noise: 0.8VRMS (10Hz to 100kHz)

The LT3045 is a high performance low dropout linear

The device supplies 500mA at a typical 260mV dropout

Power Supply Ripple Rejection

For more information www.linear.com/LT3045

OUT Pin Voltage (Note 10)..............................0.3V, 16V

LEAD FREE FINISH

TAPE AND REEL

10-Lead (3mm 3mm) Plastic DFN

10-Lead (3mm 3mm) Plastic DFN

12-Lead Plastic MSOP

12-Lead Plastic MSOP

For more information www.linear.com/LT3045

Input Voltage Range

Minimum IN Pin Voltage ILOAD = 500mA, VIN UVLO Rising

Output Voltage Range

VIN > VOUT

SET Pin Current (ISET)

VIN = 2V, ILOAD = 1mA, VOUT = 1.3V

Fast Start-Up Set Pin

VPGFB = 289mV, VIN = 2.8V, VSET = 1.3V

Output Offset Voltage

VIN = 2V, ILOAD = 1mA, VOUT = 1.3V

Line Regulation: ISET

VIN = 2V to 20V, ILOAD = 1mA, VOUT = 1.3V

Load Regulation: ISET

ILOAD = 1mA to 500mA, VIN = 2V, VOUT = 1.3V

Change in ISET with VSET

VSET = 1.3V to 15V, VIN = 20V, ILOAD = 1mA

ILOAD = 1mA, 50mA

ILOAD = 300mA (Note 5)

ILOAD = 500mA (Note 5)

GND Pin Current

Output Noise Spectral

Output RMS Noise

Reference Current RMS BW = 10Hz to 100kHz

EN/UV Pin Threshold

EN/UV Trip Point Rising (Turn-On), VIN = 2V

EN/UV Pin Hysteresis

EN/UV Trip Point Hysteresis, VIN = 2V

For more information www.linear.com/LT3045

EN/UV Pin Current

VEN/UV = 0V, VIN = 20V

VIN = 2V, VOUT = 0V

Programming Scale Factor: 2V < VIN < 20V (Note 11)

PGFB Trip Point

PGFB Trip Point Rising

PGFB Trip Point Hysteresis

PGFB Pin Current

VIN = 2V, VPGFB = 300mV

PG Output Low Voltage

Reverse Input Current

VIN = 20V, VEN/UV = 0V, VOUT = 0V, VSET = 0V

Reverse Output Current

VIN = 0, VOUT = 5V, SET = Open

Minimum Load Required VOUT < 1V

VOUT(NOM) = 5V, ILOAD = 500mA, CSET = 0.47F, VIN = 6V, VPGFB = 6V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

of dropout voltage as a function of output load current and temperature

For more information www.linear.com/LT3045

Typical Performance Characteristics

Offset Voltage (VOUT VSET)