You are on page 1of 3
om —— 01696 Printed Pages—3 EC—703 (Following Paper ID and Roll No. to be filled in your Answer Book) | Roll No.L_| | | [TI LE B.Tech. SEVENTH SEMESTER EXAMINATION, 2005-2006 VLSI DESIGN Time : 3 Hours — Total Marks : 100 Note: (i) Answer ALL questions. (ii) All questions carry equal marks. (iii) In case of numerical problems assume data wherever not provided. (iv) Be precise in your answer. 1. Attempt any four of the following questions : 5x4=20 (a) What are the factors that have led to the evolution and enhancement of VLSI ? (b) State Moare’s first law and explain the deviation from the predicted path. (c) How many diffusions are needed to form a bipolar transistor ? Explain the purpose of each diffusion step. (d) What is epitaxial growth ? What are the advantages of epitaxy process over diffusion process ? (e) Draw a TTL inverter circuit and explain its transfer characteristics. (f) What are the requirements of an oxide used for a mask in photolithography process ? EC—703 1 [Turn Over 2. Attempt any four of the following questions : 5x4=20 (a) What are the advantages of polysilicon-gate technology over metal-gate ? How is it fabricated ? (b) Explain MOS technology families. How is CMOS different from NMOS ? (c) Sketch the cross section and explain the operation of n-channel depletion type MOS transistor. Draw the characteristics of the device. a (d) What are the different scaling models ? Write the various scaling factors for device parameters. (e) Define the threshold voltage and derive the expression for this for MOS transistor. (f) Explain the term ‘self-aligned gate’. What is the requirement of self aligned gate ? How is it achieved ? 3. Attempt any two of the following questions: 10x2=20 (a) Draw the different type of MOS inverter circuits and their transfer characteristics compare their relative advantages and disadvantages. (b) Describe the stick layout design style for CMOS circuit design. (c) Draw a CMOS inverter circuit and explain its transfer characteristics. If the change over between logic levels is symmetrical, show that the width to length ratio of the p-device is approximately three times that of the n-device. EC—703 2 oN (a) (b) (©) Attempt any two of the following questions: 10x2=20 Design an n-MOS switch based logic implementation of a four-way multiplexer layout. Construct a colour coded stick diagram to represent the design of a CMOS circuit that implements the following functions Input Output x y Zz 0-8 a: 0 i: t J 0 1 E 1 0 = What is ASIC ? Explain the different options for ASIC design. e Attempt any two of the following questions: 10x2=20 (a) (b) (©) Describe the commonly used VLSI testing procedure. Explain the different type of array structures of Programmable Logic Arrays. What is a Programmable Array Logic ? Explain. -o0o0-

You might also like