Professional Documents
Culture Documents
asia/cw
This courseware product contains scholarly and technical information and is protected by copyright laws
and international treaties. No part of this publication may be reproduced by any means, be it transmitted,
transcribed, photocopied, stored in a retrieval system, or translated into any language in any form, without
the prior written permission of Acehub Vista Sdn. Bhd. or their respective copyright owners.
The use of the courseware product and all other products developed and/or distributed by Acehub Vista
Sdn. Bhd. are subject to the applicable License Agreement.
For further information, see the Courseware Product License Agreement.
Objectives
i)
To design a fixed frequency oscillator circuit based on negative resistance approach
ii)
To perform small-signal verification of the oscillator circuit in frequency domain
iii)
To perform large-signal computer simulation of the oscillator circuit in time and frequency
domains
Lab 7 - 1/14
http://dreamcatcher.asia/cw
1.
Background
In this lab we will be designing a single transistor fixed frequency oscillator at 470 MHz. We will use an
approach known as negative-resistance oscillator (NRO) method. Please refer to the lecture slides of
ME1000 for detailed theoretical treatment on this subject. Here we will split the transistor oscillator circuit
into a destabilized amplifier and a resonator portion, as shown in Figure 1. We need to come up with a
small-signal amplifier circuit with the impedance looking towards the input given by Z1=R1+jX1 at
fo= 470 MHz. Positive feedback is applied to the amplifier circuit, destabilizing it such that R1 is negative
at fo, hence the name NRO. We then proceed to design a reactive circuit, called the resonator. The
resistance and reactance of the resonator must be such that R1+Rres < 0 and X1 + Xres = 0 at f o. In this
way when the resonator is connected to the destabilized amplifier input, the circuit will (note: not all the
time, see discussion in notes) begin to oscillate near fo when power is supplied to the circuit. Tuning of the
resonator component will bring the oscillation frequency to f o. A large-signal analysis using Harmonic
Balanced method can then be applied to check the steady-state oscillator waveforms, frequency stability,
phase noise, load and supply pulling characteristics and harmonics.
Z1 = R1 + jX1
Resonator
Destabilized
amplifier
Load
Necessary small-signal
conditions for oscillation:
R1 + Rres < 0 at fo
X1 + Xres = 0 at fo
The transistor we will be using for this lab is BFR92A, a wideband NPN transistor from NXP
Semiconductors with nominal fT of 5 GHz. This will be more than sufficient for oscillation in the vicinity of
500 MHz.
NOTE: In this lab we will assume that you are already familiar with Genesys user interface, so we will not
show the procedures explicitly as in previous labs but will only show the required schematics and other
windows.
Visit the following YouTube video link to learn more about Genesys:
http://www.youtube.com/user/AgilentEEsof#g/c/20B8D0B20980AA06
Recommended videos for this lab:
1. Genesys Cayenne Nonlinear Time-Domain Transient Circuit Simulator
Lab 7 - 2/14
http://dreamcatcher.asia/cw
2.
RF Oscillator
Lab 7 - 3/14
http://dreamcatcher.asia/cw
SG1
VDC=3.3V
LC
L=220nH
Current probe
IC
IDC=3.665e-3A
RB1
R=47000
VC
VDC=3.3V
VB
VDC=1.165V
Voltage test
point
Q1 {BFR92A@Philips_Wideband}
RE
R=220
Lab 7 - 4/14
http://dreamcatcher.asia/cw
Tune these
Standard
Input Port
Load
resistor
Z1 = R1 + jX1
Lab 7 - 5/14
http://dreamcatcher.asia/cw
Lab 7 - 6/14
http://dreamcatcher.asia/cw
ZIN1
100
40
-20
-80
re(ZIN1)
-140
-200
-260
-320
-380
-440
-500
100
290
480
670
860
1050
Frequency (MHz)
1240
1430
1620
1810
2000
1240
1430
1620
1810
2000
re(ZIN1)
ZIN1
-150
-300
-450
im(ZIN1)
-600
-750
-900
-1050
-1200
-1350
-1500
100
290
480
670
860
1050
Frequency (MHz)
im(ZIN1)
Lab 7 - 7/14
http://dreamcatcher.asia/cw
VS1
V1=0V
V2=0.1V
TD=0ns
TR=1ns
PW=1ns
TF=1ns
F0=0.00001MHz
SG1
VDC=3.3V
To inject artificial
transient into the
circuit to start the
oscillation process
LC
L=220nH
RB1
R=47000
Resonator
VC
VDC=3.3V
VB
VDC=1.481V
Cc1
C=47pF
Rres
R=5
VL
VDC=0V
Cc2
C=47pF
Destabilized
Amplifier
RL
R=50
Q1 {BFR92A@Philips_Wideband}
C1
C=4.7pF
RE
R=220
Lres
L=33nH
C2
C=6.8pF
Lab 7 - 8/14
http://dreamcatcher.asia/cw
Lab 7 - 9/14
http://dreamcatcher.asia/cw
Voltage
3.2
2.4
1.6
Start-up
Steady-state
0.8
-0.8
-1.6
-2.4
-3.2
-4
0
10
20
30
40
50
Time (ns)
V8
60
70
80
V13
90
100 of
Note the
number
each connection or net
Lab 7 - 10/14
http://dreamcatcher.asia/cw
the large-signal (or steady-state) voltage and current phasors. The small-signal analysis is done
automatically in Genesys, in the form of Oscillator Port. Modify the Osc_Tran schematic of
Section 2.3 to the circuit shown in Figure 10. Save this as Osc_HB.
Initially use
information from
Section 2.2
SG1
VDC=3.3V
LC
L=220nH
OSCPORT_OSCPORT_1
FOSC=470MHz
VPROBE=0V
Cc2
C=47pF
RB1
R=47000
VC
VDC=3.3V
VB
VDC=1.481V
Cc1
C=47pF
R1
R=10
RL
R=50
Q1 {BFR92A@Philips_Wideband}
C1
C=4.7pF
RE
R=220
L1
L=33nH
C2
C=6.8pF
Lab 7 - 11/14
http://dreamcatcher.asia/cw
Lab 7 - 12/14
http://dreamcatcher.asia/cw
W_VVC
3.7
VVC
3.58
3.46
3.34
VVC (V)
W_VVC (V)
3.22
3.1
2.98
2.86
0.1
2.74
2.62
2.5
0
0.431
0.861
1.292
1.723
2.153
Time (ns)
2.584
3.014
3.445
3.876
4.306
240
480
720
960
W_VVC
1200
Frequency (MHz)
1440
1680
1920
2160
2400
VVC
3.
Review Questions
1. If we require that the oscillation frequency be 500 MHz instead of 470 MHz, should we increase
or decrease the inductance of L1?
2. What will happen if the capacitance CC1 is too small?
3. Modify your schematicby replacing L1 with a series LC network, with the C tunableinto a
variable frequency oscillator. Suggest an approach to implement a voltage-controlled variable
capacitor, and with this, modify your circuit into a voltage-controlled oscillator (VCO).
Lab 7 - 13/14
http://dreamcatcher.asia/cw
Lab 7 - 14/14