Professional Documents
Culture Documents
Available at http://www.ijcsonline.com/
Abstract
This project aims Reconfigurable ability and high throughput performance Field Programmable Gate Array (FPGA)
,embedded applications like communication broad coasting, industrial automation, bio medical imaging, mobile
communication and automation . A reconfigurable design using quadrature amplitude modulation is used for analogue
and digital scheme using amplitude Phase Shift Keying(ASK) (PSK) modulation and demodulation implemented on a
Virtex4 FPGA board using MATLAB / Simulink and Xilinx system generator . Numerically controlled oscillator (NCO)
controls the phase of the each carrier signal which creates a synchronous (i.e. clocked), discrete amplitude modulation
with bit error reduction -time, discrete-valued used in conjunction with a digital-to-analog converter (DAC) at the output
to create a direct digital synthesizer (DDS). A carrier recovery circuit and a numerically controlled oscillator are used
on the receiver side to correctly recover transmitted data. 64 bit QAM is designed with cut off frequency of 1 MHZ with
single bit error .Compare to Binary phase shift keying this in turn reduces the number of multipliers used in filter
circuits ,band width and increase the speed.64bit QAM have been successfully designed and results are verified by
simulation and presented. As the number of multipliers reduces there is waste reduction in data and good compression is
achieved.
Keywords: QAM quadrature amplitude modulation, VCO voltage controlled oscillator, BPSK binary frequency shift
keying, FPGA field programmable gate array, PRK phase reversal keying.
I.
INTRODUCTION (BPSK 1)
BPSK DEMODULATOR
Demodulation of a BPSK signal can be considered as a
two-stage process. These are the translation back to
baseband, with recovery of the band limited message
211 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
II.
NCO
Generation
Clock
generatio
n
Look-uptable(LUT
)
2s
Compleme
nt
Sine
Cosin
e
A)QAM:
QAM is both an analogy and digital modulation is
presented. It used to conveys two digital bit streams or
212 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
B) 64-RECTANGULAR QAM:
Rectangular QAM constellations are, in general, suboptimal in the sense that they do not maximally space the
constellation points for a given energy. However, they
have the considerable advantage that they may be easily
transmitted as two pulse amplitude modulation (PAM)
signals on quadrature carriers, and can be easily
demodulated. The non-square constellations, dealt with
below, achieve marginally better bit-error rate (BER) but
are harder to modulate and demodulate.
= E[|64QAM|]
=E[Real
[|64QAM|]
+
E[image[|64QAM|]
= 2E[R| [|64QAM|]
= 2*4 1+3+5+7 =42
16
ies . the power factor is calling in square root of factor
value.
213 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
ROLL-OFF FILTER:
The roll-off filter is used to limit the frequency range. For
example the sampling frequency is 16MHZ means, the
cut-off frequency should be 1MHZ.Then normal function
also done this filter (i.e reducing the noise signal).
TIMING RECOVERY
The reality is that receiver never knows the precious
arrival times of pulse. The receiver must knows the sample
frequency and where to take the sample within each
symbol interval. Timing recovery consists of timing
measurements and correction. The timing measurement
means estimation of the the timing error (i.e.
algorithm)The timing correction can be performed in
several ways;
1. Adjusting the timing phase of the voltage controlled
oscillator
2. Using the interpolation filter.
3. Adjusting the receiver filter
Synchronization is the process of aligning the time
scales between two or more periodic process that are
occurring at spatially separated points. This is one of the
most critical receiver functions in synchronous
communication systems. The receiver synchronization
problem is to obtain accurate timing information
indicating the optimal sampling instants of the received
data signal.In early systems, the timing information was
transmitted on a separate channel or by means of a discrete
spectral line at an integer multiple of the clock frequency
imposed on the data signal itself. Clearly such system had
many disadvantages, including inefficient utilization of
bandwidth.
GARDNER ALGORITHM
1t needs two sample per symbols,2.Insensitive to carrier
offsets, the timing recovery loop can lock first, therefore
simplifying the task of carrier recovery
Gardner error can be used to determine whether the
sampling is correct , late or early,Gardner error is most
useful on symbol transitions.Finding the timing recovery,
which means that where the signal is starting from origin.
Error for the Gardner algorithm is computed using the
following equation:
En = (Y1-Yn-2)Yn-1,where the Yn and Yn-2 is T Sec
and the spacing between Yn and
Yn-1 is T/2 Sec.
= 0.32 (early
Timing = (42+42) / 16
= 84/16
= 1.25 sec/sample
When the signal is come by correct timing, that signal
should be locked remains signal is called as modulated
signal.
DOWN SAMPLING
Down sampling is the process of reducing the sampling
rate of a signal done to reduce the data rate or the size of
the data. It acts like a switch. Similar to sampling, but
214 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
RESULTS
215 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
216 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016
V. Vidya Devi et al
A Novel Approach for High Speed Multimedia compression using 64 bit Quadrature Amplitude Modulator/Demodulator
[7]
[8]
[9]
[10]
[11]
Figure 28.Output Waveform for 64 QAM Demod in Gated clock
Weave for Analog
CONCLUSION
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
REFERENCES
[1]
[2]
[3]
[4]
[5]
[6]
[23]
217 | International Journal of Computer Systems, ISSN-(2394-1065), Vol. 03, Issue 03, March, 2016