Professional Documents
Culture Documents
Inverters
Lihua Chen and Fang Z. Peng
ECE department, Michigan State University, East Lansing, Michigan 48824 USA
Abstract- A dead-time elimination method is presented in this
paper for PWM controlled inverters. In comparison to using
expensive current sensors, this method precisely determines the
load current direction by detecting the operating conditions of
active devices and their anti-parallel diodes. A low-cost diodeconducting detection circuit is developed to measure the operating
status of the anti-parallel diode. In comparison with complicated
compensators, this method features with simple logic and flexible
implementation. This method significantly reduces the output
distortion and regains the RMS value. The principle of proposed
dead-time elimination method is described. Simulation and
experimental results are given to demonstrate the validity and
features of the dead-time elimination method.
I.
INTRODUCTION
II.
PRINCIPLE OF DEAD-TIME ELIMINATION
Fig. 1 shows the dead-time effect in a voltage source inverter.
To explain the principle of the proposed dead-time
The output voltage error V , shown in figure 1 (a), caused by
elimination method, we refer to a generic phase leg of VSIs, as
dead-time is depicted as:
shown in figure 2.
2t
(1)
V = Vdc sgn( io )
Ts
where t is the dead-time interval, and Ts is the carrier
switching period. As a result, the effect of the dead-time on the
output voltage becomes severe when the modulation index is
small. Fig 1 (b) shows the output voltage waveform distortion
caused by dead-time effect.
306
III.
S p = S sgn(iL )
(2)
S n = S sgn (iL )
(3)
SIMULATION RESULTS
307
Io (RMS) (A)
2 usec
Dead time
dead
eliminated
time
2.0
4.24
0.1
I o (%THD)
2 usec
Dead time
dead
eliminated
time
20.5%
1.8%
0.2
6.94
8.83
6.16%
0.4
16.33
18
2.66%
0.63%
0.8
34.8
36.3
1.26%
0.32%
1.0
43.95
45.5
0.99%
0.23%
IV.
1.03%
Sap
PWM C
bp
With no
deadtime
Sbp
Gate
Drive
Cap
Gate
Drive
Phase leg
A
io
L1
R1
bn
an
an
bn
308
Cp
+
DCD Circuit
L ogic Circuit
Kp
Sp
io
S
Cn
io , 5A/div
Dp
DCD Circuit
L ogic Circuit
Sn
Kn
Dn
V.
CONCLUSION
In this paper, a method was proposed to eliminate deadtime in the PWM controlled inverters. Compared to the
conventional PWM control with dead-time, this method
significantly reduces the output distortion and regains the RMS
value. Compared to using expensive current sensors and
complicated compensators, the low-cost DCD circuit, simple
logic and flexible implementation make it an attractive option
for VSI applications.
A4
A5
A6
A7
REFERENCES
Fig. 11. Experimental waveforms when the load current cross zero.
309