10 views

Uploaded by Majid Helmy

- Design and Analysis of Multi Vt
- Thesis ETS Ch2
- 4027 datasheet
- Cmos Inverter
- paper 3
- Substrate noise analysis with compact digital noise injection and substrate models
- Design of Low Power 4-Bit Full Adder Using Sleepy Keeper Approach
- Chapter5 Virtuoso
- uPD-7800824A, 26A, 28A _NEC
- Activity 1 177
- Allen_CMOS_Amplifiers.pdf
- SCSmith_8250
- A High Performance Gated Voltage Level Translator With Integrated Multiplexer
- VLSI Design
- Ece - Vlsi Engineering
- 27c16
- Appendix A: Low Power VLSI Design
- ars-9-289-2011
- Microwind_v35
- 9781441963871-c1

You are on page 1of 3

Chapter 6, Digital Integrated Circuits 2nd

1)

Size the devices so that the output resistance is the same as that of an inverter with an NMOS

W/L = 2 and PMOS W/L = 6. Assuming L = 1 unit. Which input pattern(s) would give the

worst and best equivalent pull-up or pull-down resistance?

2)

Either NAND gates or NOR gates can be used for implementing Boolean functions. Discuss

which one of the two is more appropriate to be implemented in (i) complementary static

CMOS logic, (ii) pseudo-NMOS logic. Explain in a few sentences.

3)

Consider the circuit in Figure P3. Assuming short channel transistors in 0.25 m CMOS

technology.

Figure P3

a) What is the output voltage if only one input is high? If all four inputs are high?

b) What is the average static power consumption if, at any time, each input turns on with an

(independent) probability of 0.5? 0.1?

4)

Consider a conventional 4-stage Domino logic circuit as shown in Figure P4 in which all

precharge and evaluate devices are clocked using a common clock . For this entire problem,

assume that the pulldown network is simply a single NMOS device, so that each Domino stage

consists of a dynamic inverter followed by a static inverter. Assume that the precharge time,

evaluate time, and propagation delay of the static inverter are all T/2. Assume that the

transitions are ideal (zero rise/fall times).

Figure P4

a) Complete the timing diagram for signals Out1, Out2, Out3 and Out4, when the IN signal

goes high before the rising edge of the clock as given below. Assume that the clock

period is 10 T time units.

b) Suppose that there are no evaluate switches at the 3 latter stages. Assume that the clock

is initially in the precharge state (=0 with all nodes settled to the correct precharge

states), and the block enters the evaluate period (=1). Is there a problem during the

evaluate period, or is there a benefit to the overall performance? Explain.

c) Assume that the clock is initially in the evaluate state (=1), and the block enters the

precharge state ( = 0). Is there a problem, or is there any benefit, if the last three evaluate

switches are removed? Explain.

5)

Consider the circuit of Figure P5 fabricated in 0.25m CMOS. Let Cx = 50 fF, Mr has W/L =

0.375/0.375, Mn has W/Leff = 0.375/0.25. Assume the output inverter doesnt switch until its

input equals VDD/2. Use the 0.25m CMOS model in textbook for calculations.

Figure P5

a) How long will it take Mn to pull down node x from 2.5 V to 1.25 V if In is at 0 V and B is

at 2.5V?

b) How long will it take Mn to pull up node x from 0V to 1.25V if VIn is 2.5V and VB is

2.5V?

c) What is the minimum value of VB necessary to pull down Vx to 1.25V when VIn = 0V?

6)

Figure P6 shows a two-input multiplexer. For this problem, assume independent, identicallydistributed uniform white noise inputs at A, S, and B.

Figure P6

a) Find the exact signal (P1) and transition (P0 1) formulas for nodes X, Y, and Z for: (1) a

static, fully complementary CMOS implementation, and (2) a dynamic np-CMOS

implementation.

b) Compute the switching power consumed by the multiplexer in Figure P6. Assuming that

all significant capacitances have been lumped into the three capacitors shown in the figure,

where C = 0.3 pF. Assume that VDD = 2.5 V and independent, identically-distributed

uniform white noise inputs, with events occuring at a frequency of 100 MHz. Perform this

calculation on (1) a static, fully complementary CMOS implementation, and (2) a dynamic

np-CMOS implementation.

c) Is the switching power PSW of the dynamic implementation in part (b) reflecting the total

power consumed? Explain, in a few sentences.

- Design and Analysis of Multi VtUploaded byjagannathkb
- Thesis ETS Ch2Uploaded byChai Syracuse
- 4027 datasheetUploaded byAnandha Padmanabhan
- Cmos InverterUploaded bySujay Yadalam
- paper 3Uploaded byCHARAN
- Substrate noise analysis with compact digital noise injection and substrate modelsUploaded byapi-19668941
- Design of Low Power 4-Bit Full Adder Using Sleepy Keeper ApproachUploaded byInternational Journal of Research in Engineering and Technology
- Chapter5 VirtuosoUploaded bymdzakir_hussain
- uPD-7800824A, 26A, 28A _NECUploaded byUnfinished_projects
- Activity 1 177Uploaded byCeferinoTan
- Allen_CMOS_Amplifiers.pdfUploaded byKomal Deshmukh
- SCSmith_8250Uploaded byrajasekar
- A High Performance Gated Voltage Level Translator With Integrated MultiplexerUploaded byLeMenizInfotech
- VLSI DesignUploaded bysurya teja
- Ece - Vlsi EngineeringUploaded byGunjan Jha
- 27c16Uploaded by1webdomain
- Appendix A: Low Power VLSI DesignUploaded bykipanderson21
- ars-9-289-2011Uploaded byYermakov Vadim Ivanovich
- Microwind_v35Uploaded by10679488g
- 9781441963871-c1Uploaded byMANIKANDAN
- Layout_RUploaded bykazihabib
- CDR Ieee PapersUploaded bySilpa Suseelan
- Enercon Materials and MethodsUploaded byJhoanie Marie Cauan
- Km 684002 AjUploaded byMatias
- Datasheet cd4050bUploaded byDaniel Garzon
- Cell Characterization ConceptsUploaded byhex0x1
- PIC12LF1840T48AUploaded bya5816
- Chapter Sizing V2.0Uploaded bymailme4121
- PastaUploaded byHyd Vlsi
- Lab 01Uploaded byBala Murugan

- drcUploaded bydharma_panga8217
- drcUploaded bydharma_panga8217
- Sheet 2Uploaded byMajid Helmy
- Sheet 6.pdfUploaded byMajid Helmy
- Sheet 2 SolutionUploaded byMajid Helmy
- Sheet 3_ SolutionUploaded byMajid Helmy
- Layout TutUploaded bySrinivas Cheruku
- Layout TutUploaded bySrinivas Cheruku
- Sheet 1 SolutionUploaded byMajid Helmy
- 14ELEC17H.pdfUploaded byMajid Helmy
- 14ELEC17H.pdfUploaded byMajid Helmy
- Lecture 1.pdfUploaded byMajid Helmy
- Virtuoso Tut 1Uploaded byHitha Gangatkar
- Virtuoso Tut 1Uploaded byHitha Gangatkar
- Sheet 1Uploaded byMajid Helmy
- Inclass-Test-Draft-Solutions (1).pdfUploaded byMajid Helmy
- Lecture #2 (Standards) S2-2014-2015Uploaded byMajid Helmy
- Appendix (History)(Standards)Uploaded byMajid Helmy
- FINAL CW Brief _ VLSI-- 2015-2016.pdfUploaded byMajid Helmy
- InClass resit solutions (1).pdfUploaded byMajid Helmy
- Lecture #1 (Standards) S2-2014-2015Uploaded byMajid Helmy
- Lecture 09 and 10 new.pdfUploaded byMajid Helmy
- RapUploaded byMajid Helmy
- RapUploaded byMajid Helmy
- Four Codes of EthicsUploaded byMajid Helmy
- Sheet 6 Solution.pdfUploaded byMajid Helmy
- To Departments 12 11 2014 Database S1 2014-2015Uploaded byMajid Helmy
- Technical Report (Standards)Uploaded byMajid Helmy
- 14ELEC07I (EC-standards) S2Uploaded byMajid Helmy

- 500_USERUploaded byahmed hassan
- Native Packet Optical 2.0Uploaded byJonB_Transmode
- Articulo A Guide to Characterizing Particle Size and Shape.pdfUploaded byNestor Qvintero
- Domestic Refrigerator Parts and Their WorkingUploaded byPrabhat Sharma
- Pointers for Ewk4 Questions12!18!17Uploaded byKimberly Ramos
- Permutations and Combinations notes on how to solveUploaded byQuirking Quark
- 3.1.pdfUploaded byAlexandra Ax
- Problem Solving Exercises Conceptual PhysicsUploaded byMiquelet1968
- AMP Chapter 13 _ Nonlinier ProgramingUploaded byIlfan Kazaro
- ARAS 360 Training Manual 2013Uploaded byPaul Beavis
- 117sr. Physics - 123.pdfUploaded byMichael Perez
- GroupsUploaded byShweta Sridhar
- 16-Open SQL Statements in SAP ABAPUploaded byKIRAN
- Microbial Growth Kinetics-Chp-3 kocamemi.pdfUploaded bydgiagkou
- 2º Examen 1a Evaluacion Raul y JaimeUploaded byTamara Mrtn Gl
- Thiosulfate Leaching of Gold – a ReviewUploaded byClaudita Guarachi
- Amma Neet materials.pdfUploaded byazadali735323
- 10099_ftpUploaded byUmesh Kumar Sharma Ramamoorthi
- Seminar GearUploaded byzuvic90
- Term Project Report CFDUploaded byAbu Ali
- A6V10061990_Data Sheet for Product_DA Infrared Flame Detectors%2c ASA Infrared Flame De_enUploaded by123vb123
- EN 15316.pdfUploaded byBartos Miklos
- E527 Practice for Numbering Metals and Alloys in TheUploaded byaezead
- F1512_Standard Practice for Ultrasonic C-Scan Bond Evaluation of Sputtering Target-Backing Plate Assemblies_2011.pdfUploaded byedwinmacabeo
- Inconel Alloy HXUploaded bytuky10
- Carbonate Equilibria in Natural WatersUploaded byNacorn Panchanawaporn
- Completed Syllabus for 5-6 Semester ETCE-2-1Uploaded byAnnyban
- Bemidbar 7 D. SpencerUploaded byRF / HebrewNation
- CS4450 Internet Traffic EngineeringUploaded byR.P.K. KOTAODAHETTI
- Thread Data ChartsUploaded byrasinv