Professional Documents
Culture Documents
Severity:
Object affected:
Object state:
Module/Unit:
Major
BCF
Enabled
Fault reason:
Instruction:
All external Q1 devices fail None of the configured Q1 devices in the Q1 bus are responding to a polling
to respond.
command.
1. Check that Q1 addresses and baud rate match between the Q1 devices
and BSC.
2. If FIFA is used and BTS is polling Q1 equipment, check that Q1 switch
towards the Q1 bus is closed with FlexiHub Manager.
3. Check that the Q1 cables are correctly mated between the ESMx and Q1
devices.
4. Replace ESMx.
One or more fans of the ESMx System module are not rotating. There is
a danger of overheating.
1. Check that the fan unit cable is correctly mated to ESMx.
2. Check that there are no obstacles preventing the fan(s) from rotating.
3. Clean the fan unit of dust and/or dirt.
4. Replace the fan unit.
5. Replace ESMx.
ESMx System module has not detected a fan unit at start up. There is a
danger of overheating.
1. Check that the fan unit cable is correctly mated to ESMx.
2. Replace the fan unit.
3. Replace the ESMx.
FSEx External Alarm (EAC) module does not respond to poll message of
the ESMx System Module.
1. Check that FSEx is set to Active Mode by connecting pins 3-4 of
X1103 jumper.
2. Check that the cabling is correctly mated between ESMx and FSEx.
3. Replace FSEx.
4. Replace ESMx.
Loss of BSS Synch while on This alarm indicates that the FCLK has slipped between 20 s and 40 s
Abis clock
away from the LMU FCLK while using the Abis clock as a secondary
master-clock.
1. No corrective actions required.
Note that alarm start/cancel is based on the alignment of the BTS clock
to the external clock reference after external clock reference has
recovered from fault condition.
Alarm start will equate to degradation in DFCA performance.
A site reset will reduce alignment time.
The received FCLK has slipped more than 40 s away from the LMU
FCLK while using the Abis clock as a secondary master-clock. This
timing error is too high to be recovered reliably.
1. Site reset is required.
Note that the alarm start is based on the following:
2. Large alignment problems between Abis clock and external clock
reference, after external clock reference has recovered from fault
condition.
3. Fluctuation in the DAC word.
Alarm start will equate to significant degradation in DFCA performance