Professional Documents
Culture Documents
Chanpreet Kaur
Assistant Professor
Department of Electronics and Communication
Chandigarh Engineering College, Mohali, Punjab, India
Abstract
In this paper an ultra-low power NAND based multiplexer and flip flop is proposed. The modified design is compared to
conventional 4*1 multiplexer and shows dynamic and static power reduction up to 32.077% and 45.055% respectively while for
JK flip flop, dynamic and static power reduction up to 84.25% and 92.47%respectively. Simulations have been done on 270C
temperature and 50MHz frequency. With every selection line input dynamic power consumption is calculated, static power
consumption, delay and power delay product. The simulations have been carried out on Tanner EDA.
Keywords: NAND LATCH, FLIP FLOP, PDP, Low Power VLSI, CMOS Technology
________________________________________________________________________________________________________
I. INTRODUCTION
With the advancement of technology in VLSI design power consumption is the major issue but there is always trade-off between
power, delay and area. Designers are concerned about choosing appropriate technology to fulfil the requirements of applications.
The interest in the low power chips and systems is booming with a rapidly expanding market. Power is the rate at which energy
is delivered or exchanged. There is keen requirement of the low power systems to enhance their working capability and thereby,
save power and utilize it in the efficient manner. There are various reasons for the requirement of lower power VLSI design one
of them is as technology continues to scale down to the deep submicron process, leakage power consumption has become a
major concern in designing CMOS VLSI circuits because of reduced threshold voltage and device geometry... This results in
necessity for development of new techniques for reducing the leakage power dissipation in VLSI design. These constraints of
low power can be fulfill by using sleepy stack leakage reduction technique with DTCMOS and RBB to achieve maximum
possible static power reduction with optimized results in terms of output waveform, dynamic power consumption and delay.
II. NAND GATE BASED JK MASTER SLAVE FLIP FLOP AND 4*1 MULTIPLEXER
The input latch in Fig. 1, called the "master," is activated when the clock pulse is high. During this phase, the inputs J and K
allow data to be entered into the flip-flop, and the first-stage outputs are set according to the primary inputs. When the clock
pulse goes to zero, the master latch becomes inactive and the second-stage latch, called the "slave," becomes active. The output
levels of the flip-flop circuit are determined during this second phase, based on the master-stage outputs set in the previous
phase.Since the master and the slave stages are effectively decoupled from each other with the opposite clocking scheme, the
circuit is never transparent, i.e., a change occurring in the primary inputs is never reflected directly to the outputs.
99
100
In that NAND gate sleepy stack leakage reduction technique with DTCMOS and RBB is used to achieve maximum possible
static power reduction with optimized results in terms of output waveform, dynamic power consumption and delay.
v (J )
1. 1
1. 0
0. 9
0. 8
0. 7
0. 6
0. 5
0. 4
0. 3
0. 2
0. 1
0. 0
0
10
15
20
Time ( ns)
j k_D T C M O S
v (K )
1. 1
1. 0
0. 9
0. 8
0. 7
0. 6
0. 5
0. 4
0. 3
0. 2
0. 1
0. 0
0
10
15
20
Time ( ns)
j k_D T C M O S
1. 1
v ( C lk )
1. 0
0. 9
0. 8
0. 7
0. 6
0. 5
0. 4
0. 3
0. 2
0. 1
0. 0
0
10
15
20
Time ( ns)
j k_D T C M O S
1. 1
v (Q
v (Q
_B a r )
1. 0
0. 9
0. 8
0. 7
0. 6
0. 5
0. 4
0. 3
0. 2
0. 1
-0 . 0
-0 . 1
-0 . 2
0
10
15
20
Time ( ns)
j k_D T C M O S
1. 1
1. 0
0. 9
0. 8
0. 7
0. 6
0. 5
0. 4
0. 3
0. 2
0. 1
0. 0
0
10
15
20
Time ( ns)
101
VII. RESULTS
Static power consumption, dynamic power consumption, propagation delay and power delay product for JK master slave flipflop and 4*1 multiplexer on 65nm technology with 1.1v Vdd supply with dual threshold PMOS and NMOS (HighVth_PMOS=-393.9mV, Low-Vth_PMOS=-83mV, high- Vth_NMOS=345mV and Low-Vth_NMOS=37mV).
Table I to table III shows the results of 4*1 multiplexer with different configurations of selection lines.
Table I
Percentage Dynamic power saving for 4*1
Dynamic power(nW) with DTCMOS & RBB
3.5677e-006
4.4875e-006
20.49
4.4875e-006
3.0480e-006
32.077
00
8.1139e-007
1.3165e-006
38.3
01
10
11
1.0290e-006
1.1479e-006
1.2425e-006
1.3088e-006
1.3145e-006
1.3163e-006
21.37
12.67
5.6
VIII. CONCLUSION
Design implemented by using RBB and DTCMOS stack with sleep shows dynamic and static power reduction up to 20.49% and
38.3% respectively for 4*1 multiplexer while for JK flip flop, dynamic and static power reduction up to 77% and 43.163%
respectively when compared to conventional design. When modified design is compared to conventional 4*1 multiplexer it
shows dynamic and static power reduction up to 32.077% and 45.055% respectively while for JK flip flop, dynamic and static
power reduction up to 84.25% and 92.47%respectively.
102
REFERENCES
HeungJun Jeon, Yong-Bin Kim and Minsu Choi, Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems, IEEETransactions
OnInstrumentation and Measurement, Vol. 59, No. 5, MAY 2010.
[2] Jun Cheol Park and Vincent J. Mooney III, Sleepy Stack Leakage Reduction, IEEE Transactions On Very Large Scale Integration (VLSI)Systems, Vol.
14, NO. 11, NOVEMBER 2006.
[3] Harmander Singh, Kanak Agarwal, Dennis Sylvester and Kevin J. Nowka, \ Enhanced Leakage Reduction Techniques Using Intermediate Strength Power
Gating, IEEE Transactions On Very Large Scale Integration(VLSI) Systems, VOL. 15, NO. 11, NOVEMBER 2007.
[4] Fisher S, Teman A, Vaysman D, and Gertsman, A, Ultra-low power subthreshold flip-flop design, Circuits and Systems, 2009. ISCAS 2009.IEEE
International Symposium, May 2009.
[5] Yanyun DAI, Jizhong SHEN, An explicit-pulsed double-edge triggered JK flip flop, IEEE International Symposium, May 2009.
[6] Xiang Sun and Jun Feng, A 10 Gb/s low-power 4:1 multiplexer in 0.18 mCMOS, Signals Systems and Electronics (ISSSE), 2010 International
Symposium Volume 1, 17-20 Sept. 2010.
[7] Nan-Shing Li; Hsinchu; Juinn-Dar Huang; Han-Jung Huang, Low power multiplexer tree design using dynamic propagation path control, Circuitsand
Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference, Nov. 30 2008-Dec. 3 2008
[8] Kyung Ki Kim, Haiqing Nan and Ken Choi, Ultralow-Voltage Power Gating Structure Using Low Threshold Voltage, IEEE Transactions On 4 Circuits
and SystemsIi: Express Briefs, VOL. 56, NO. 12, DECEMBER 2009.
[9] Paulo F.Butzen, LeomarS.daRosaJr, ErasmoJ.D.ChiappettaFilho, Andre I. Reis., RenatoP.Ribas, Standby power consumption estimation by interacting
leakage current mechanisms in nanoscaled CMOS digital circuits, Microelectronics Journal 4, 247255, MARCH-2010.
[10] Ishan Varun, Tarun Kumar Gupta Ultra-Low Power NAND Based Multiplexer and Flip-Flop, Nirma University International Conference on Engineering
(NUiCONE), 2013.
[1]
103