You are on page 1of 2

Dwaraka.O.

OBJECTIVE

M.TECH VLSI DESIGN AND My Goal is to work with latest technology and professional groups where my skills and
EMBEDDED SYSTEMS
KVGCE, SULLIA

knowledge can contribute to the organization and my success.

EDUCATION
Educational
Qualifications

Year

Board/institution

Aggregate%

M.tech(VLSI design and


embedded systems)

Graduating
in 2014

(VTU) KVG college of


engineering, Sullia
,Dakshin Kannada

75%(till 3rd
sem)

2012

(VTU) CMR institute of


technology, Bangalore

67.9%

12th standard

2008

(STATE)Vision PU
college, Bangalore

61.5%

10th Standard

2006

(CBSE) National Public


School, Bangalore

78.8%

Engineering
(Telecommunication)

AREAS OF INTEREST
1. VLSI- digital design of systems
2. VLSI verification
3. FPGA/ASIC design

COURSES DONE
M.TECH- VLSI design basics, Analog and mixed mode, low power VLSI design and RF

circuit design, VLSI design verification, design of digital systems in Verilog, design of VLSI
systems, real time operating systems, Microcontrollers and Automotive electronics.

Address: #69, Talakaveri


layout 2nd main Marthahalli (po)
Bangalore 560037

Mobile: 7204739520
E-mail:
dwaraka.oruganti3@gmail.com

PROJECT WORK
M.TECH THESIS (2013-2014)
DESIGN OF A POWER EFFICIENT SPI INTERFACE (2014)
This project is the design of an IP of the SPI interface with power down mode (stop
mode). The power of the SPI interface is also reduced by using the method of clock
gating. The design is done using state machines and the programming in Verilog.
Cadence tools have been used to develop the ASIC design and measure power.

Dwaraka.O.N

B.E PROJECT WORK (2012)


DESIGN OF MIL-STD BASED ENCODER AND DECODER USING STATE MACHINES

Designed an encoder and decoder based on MIL-STD 1553B. The encoding is done in
Manchester coding as this helps in detecting errors, and the programming is done using VHDL
programming. This standard mainly came in use to reduce the number of wires and black
boxes in aircrafts and satellites by replacing it with a single data bus which is a 1Mbps bus.

M.TECH MINI PROJECT (2012&2013)


DATA LOGGING OF VEHICLE

Designed an encoder and decoder for receiving and transmitting data from and to a
vehicle on the CAN (Control Area Network) bus based on CAN protocol format and standards.
The programming for this project was done in VHDL.

PAPERS PRESENTED
Technical paper on Design of a power efficient SPI interface which is selected
for oral presentation and publication at 3rd International conference on
advanced computing, communications and informatics (ICACCI 2014 )
which is being held on 24- 27 September 2014 at Greater Noida.
AWARDS
1. Awarded certificate of participation in a mobile Robo workshop conducted by Li2
Innovations.
2. Awarded the first place at the national level technical paper presentation in Technika
2014 held at Akshaya Institute of Technology, Tumkur.

TECHNICAL SKILLS
Programming languages: VHDL, Verilog, C
Programming software: Xilinx, Cadence

WORK/INTERNSHIP EXPERIENCE
Done an In- Plant training on the systems involved in satellite communication and the ground
station in ISRO telemetry tracking and command networks (ISTRAC).

EXTRA-CURRICULAR ACTIVITIES
Social Work: Worked at Homeopathic Self Reliance Forum (HSRF) which is a homeopathic
hospital which provides free medicine at Bangalore.
Robotics: Took part in a Mobile Robo workshop held by Li2 innovations.
Other activities: Music, cooking.

You might also like