Professional Documents
Culture Documents
Design Specifications
Technology
TSMC 0.18 m
1.8
200
100
CMRR (dB)
100
ICMR (V)
0 - 1.8
0 - 1.8
50
10 II 100
20
12/16/2011
Initial Design
The wide swing Diff Amp with constant gm topology was
chosen to achieve the rail to rail swing.
Initially open circuit tests were used to determine the
number of required stages to achieve 100 dB.
Max power consumption is 200uW and Supply is 1.8 V
so there is room for more current.
Choose Push-Pull output buffer for full output swing.
Only two stages were needed one Diff Amp and one
Push-Pull output buffer.
Design Steps
Added two source followers to match the high DC
output of ~.9 V from the Diff Amp and the low input of
~.3 V of the buffer.
Changed topologies after finding poor VDD sensitivity.
Changed from Voltage output Diff amp to Current
output Diff amp.
No longer need the source followers.
Fine tuned the output buffer to change the differential
transition region and improve differential gain.
Add Cc equal to 70fF for phase margin.
4
12/16/2011
Topology Changes
Topology
Reasoning
Current
Wide Swing Diff Amp with Push-Pull
buffer
Overview of Circuit
12/16/2011
12/16/2011
Output Stage
Slew Rate
10
12/16/2011
THD
11
Output Swing
12/16/2011
PSRR
A usual graph for an OpAmp that has a supply of VDD and 0 rather than
+/- VDD
13
DC/Avc Sweep
12/16/2011
CMRR
12/16/2011
17
Result
0 - VDD
Wide swing
with const. gm
9.15
0.9
Reference topology
BGR
0.805 V
676 nV
417 Hz
494 Hz
46.1 MHz
70 fF
N/A
36.6
CMRR (dB)
84 138
25.6
467
675
53
684
126
14
163
11.6
2.53
0.25 1.37
18
12/16/2011
Specification
Required
Specification
achieved
Max Power
Consumption (uW)
200
684
100
97
CMRR (dB)
100
84 138
ICMR (V)
0 1.8
0.25 - 1.37
0 1.8
0 1.8
50
494 Hz
20
14
19
Conclusions
We have much larger power consumption to improve
the slew rate.
Could fine tune the Differential Amplifier stage to
improve ICMR.
Phase margin is high enough to prevent oscillations in
the step response.
The cascoded structures lowered the ICMR.
All testing was done by altering the total schematic no
test structures were used.
The output stage consumed most of the power.
20
10