Professional Documents
Culture Documents
Counter:
Registers:
Triggering
(a)
Level Triggered.
Triggering
(b)
Edge Triggered.
When Clock transits to Positive Level, during Positive Edge Transition Input
D Just Before the transition is sampled by flip flop.
Here D=1 before transition, so Q=1 as soon as positive edge transition
occurs.
Once flip-flop is Positive Edge triggered, now it keep the same value until
next Positive Edge Comes.
At next Positive edge, the value of Input D just before the Positive Edge
transition is sampled.
Here it is 0, so Q=0 till the next transition.
Flip-flop triggered by edge is called Register.
LOAD
I4
I3
I2
I1
CP
LOAD
I4
I3
I2
I1
CP
Using the Minterms placed in K-Map for each of the above equation
Logic Diagram
Shift Registers
Shift Registers
Serial Shift Right Register.
Here Information is 5 Bit
long, and is saved after 5
Clock Pulses.
Shift Registers
Serial Transfer:
In one Shift Register, One bit
Information is passed from output
of one flip-flop to next flip-flop.
Serial Transfer of Information of Nbits from one Register to another
register is done using Shift Registers
connected as shown in Fig.
Serial Output (SO) of Register A
connected to Serial Input of
Register B.
Serial Bits Information of Register A
is circulated to A to avoid loss of
information.
Shift Registers
Serial Transfer:
Initial Information contained in
Register B is Shifted out through
its serial output SO and is lost if
not captured by third shift
register connected to it.
Shift Control Determines when
and how many times registers
are shifted.
AND gate allows clock pulses to
pass into CP terminal only when
Shift Control is 1.
Shift Registers
Serial Transfer:
For Shift Registers having 4 Bits
Each.
4 Bits to be shifted from One
Register to Another register.
1 bit is shifted in one clock
pulse.
So 4 Clock Pulses are required
for 4 bit shift.
Shift Registers
Serial Transfer:
Shift Control is Kept High for
duration equal to 4 clock pulses.
It is synchronized with Clock
and change its value just after
Negative edge of clock pulse.
CP Terminal Produces 4 Pulses
T1, T2, T3 and T4.
At 4th Pulse Shift Control
changes to 0 and CP is disabled.
Shift Registers
Serial Transfer:
At T1 Rightmost Bit of A is Shifted in to Leftmost Bit of B. Also it
is Circulated in to leftmost position of A. Other Bits of A and B are
shifted one position to right. Previous Serial Output from B is lost
and its value changes to 1.
In Next three clock pulses, identical shift operations are performed,
shifting the bits of A into B.
Serial
Output
of B
0
1
0
0
1
Shift Registers
Serial Transfer:
After the fourth Shift, Shift Control goes to 0 and both registers
A and B have the value 1011.
Content of Register A is Transferred to Register B, while content
of Register A remain unchanged.
Serial
Output
of B
0
1
0
0
1
Serial Addition
4 Bits of Each Input x and y
are serially entered and
stored in Register A and
Register B initially.
Carry Flip Flop is Cleared. This
carry is entered as z in Full
Adder Circuit.
Serial Output Bits SO of Each
Shift Register Provides a pair
of LSBs of two inputs x and y
for Full Adder Circuit.
Serial Addition
With Shift-right Control
Input is 1, at every clock
pulse One bit from A,
from B are shifted right.
At the same time Shift
Right Enables D Flip-Flop
to give output, which is
carry input z to full
adder.
Serial Addition
At every clock pulse Input
bits are entered in Full
Adder, Sum bit generated
is circulated back to the
Register A and If carry
generated than, it is added
during next clock pulse,
with next two successive
bits.
After four clock cycles Shift
right disables clock pulse
CP, so Sum is retained in
Register A.
Serial Addition
To add a new number
with contents of A, it is
first serially transferred
to B, and then Shift Right
initiates Serial Addition
Operation
Previous
Carry
Carry
C=Q(Next State)
Sum
C = Q (Next State)
Counters
Ripple Counter :
Flip-flop output transition serves as a source of triggering
other flip-flops.
CP input to all flip-flops ( Except first flip-flop) are triggered
not by incoming clock pulse but rather by transition that
occur in other flip-flops.
Synchronous Counter:
Input pulses are applied to CP Inputs of all flip-flops.
Change of state or a particular flip-flop is dependent on
present state of other flip-flops.
Ripple Counter :
Ripple Counter :
Ripple Counter :
Q2
Q1
Ripple Counter :
Timing Diagram :
Other way to verify operation of Counter.
Draw Timing Diagram of Counter with Clock
Transitions.
Decade Counter
Synchronous Counter
4 Bit Synchronous Binary Counter
Input pulses are applied to CP Inputs of
all flip-flops.
For 1st JK Flip-Flop to toggle at every
Clock Negative Edge, Count Enable Input
is Kept 1 and connected to J and K.
A2 toggles when Count Enable and A1
are 1.
A2 remains unchanged when A1 is 0.
A3 toggles when Count enable, A1 and
A2 all are 1.
A3 remains unchanged when either A1 or
A2 or both are zero.
A4 toggles when Count Enable, A1, A2
and A3 all are 1.
A4 remains unchanged when any of the
A1, A2, A3 are zero or all are zero.
Here Clock Pulse is independent so can
be Positive or Negative Edge Triggering.
Binary Up-Down
Synchronous
Counter
T flip-flop is used for Counter.
A0 Toggles for Up or Down any
Sequence.
For Up Counter, Q of Each Flip-Flop is
ANDed with Up Input & its o/p is
Connected to OR Gate.
For Down Counter Q of Each Flip-Flop is
ANDed with Down Input Connected to
OR gate.
BCD Counter
Output y is used as Input to Next Decade
Counter Count Input.
As in Synchronous Counter, Clock Pulses are
given synchronously to each flip-flop, y is
required here for next decade counter to
start with.
Modulo-N Counter
N is the Number up to which the counting is done
For Binary Counter of 4 bits, it is called Modulo -16 Counter,
From Modulo-16 Counter, any N Between 1 to 16 Count Counter can be
constructed.
Modulo-6 Counter Counts from 0 to 5 or 1 to 6 or 2 to 7 or so on up to 10 to 16.
Binary counter with parallel load capability can be used to design such counter.
Modulo-6 Counter
Modulo-6 Counter
Modulo-6 Counter