Professional Documents
Culture Documents
College of Engineering
Department of Electrical and Electronics
Communications Engineering
IN PARTIAL FULFILLMENT
OF THE COURSE REQUIREMENTS IN
EE 177.1
Submitted by:
Ceferino Kevin A. Tan
Submitted to:
Mr. Jefrey Pasco
Activity 1.
Logic Gates: INVERTER
I.
OBJECTIVES:
To study the basic logic gate: inverter, its representation by truth table, logic
diagram and Boolean algebra.
To familiarize with the Quartus II computer-aided design tool in the inverter
simulation.
To observe the pulse response of the inverter.
II.
BASIC CONCEPT
A NOT gate, often called an inverter, is used in digital circuits to produce the
desired logical function. The standard NOT gate is given a symbol whose shape is of
a triangle pointing to the right with a circle at its end. This circle is known as an
inversion bubble and is used in NOT, NAND and NOR symbols at their output to
represent the logical operation of the NOT function. This bubble denotes a signal
inversion (complementation) of the signal and can be present on either or both the
output and/or the input terminals. A NOT gate performs logical negation on its
output.
Input
Output
false
true
true
false
INPUT
OUTPUT
NOT A
III.
MATERIALS:
Computer
Quartus II Web Edition (www.altera.com)
IV.
PROCEDURE:
1. Download and install Quartus II; a design software for a programmable logic
devices.Run the program and use the Quartus II to create the project.
2. Click FileNew Project wizard Next, A 5-page preliminary project setting will
appear. See figure 4.a for Project name and directory
V.
OUTPUT
VI.
CONCLUSION:
As observed in the output, a NOT gate or inverter performs logical
negation on the input. It is a single input device which has an output level that is
normally at logic level 1 and goes LOW to a logic level 0 when its single
input is at logic level 1, in other words it inverts (complements) its input
signal. The output from a NOT gate only returns HIGH again when its input is at
logic level 0. In other words, If the input is true, then the output will be false
(the falling part of the square wave), similarly, a false input results in a true
output (the rising part of the square wave).
References:
1.
Mano, M. Morris and Charles R. Kime. Logic and Computer Design Fundamentals, Third Edition. Prentice
Hall, 2004. p. 73.
2.
3.