Professional Documents
Culture Documents
http://onsemi.com
MARKING
DIAGRAM
20
Features
HC
244
ALYW G
G
TSSOP20
DT SUFFIX
CASE 948E
20
HC244
A
L
Y
W
G
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
74HC244
PIN ASSIGNMENT
ENABLE A
20
VCC
A1
19
ENABLE B
YB4
18
YA1
A2
17
B4
YB3
16
YA2
A3
15
B3
YB2
14
YA3
A4
13
B2
YB1
12
YA4
GND
10
11
B1
LOGIC DIAGRAM
A1
A2
A3
A4
DATA
INPUTS
B1
B2
B3
FUNCTION TABLE
Inputs
Enable A,
Enable B
A, B
B4
18
16
14
12
11
13
15
17
YA1
YA2
YA3
YA4
YB1
NONINVERTING
OUTPUTS
YB2
YB3
YB4
Outputs
YA, YB
L
L
L
H
H
X
Z = high impedance
L
H
Z
OUTPUT
ENABLES
PIN 20 = VCC
PIN 10 = GND
1
ENABLE A
19
ENABLE B
ORDERING INFORMATION
Device
74HC244DTR2G
Package
Shipping
TSSOP20*
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently PbFree.
MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
0.5 to + 7.0
V
V
VCC
Vin
Vout
Iin
20
mA
Iout
35
mA
ICC
75
mA
PD
450
mW
Tstg
Storage Temperature
65 to + 150
_C
TL
260
_C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress
ratings only. Functional operation above the Recommended Operating Conditions is not implied.
Extended exposure to stresses above the Recommended Operating Conditions may affect device
reliability.
Derating TSSOP Package: 6.1 mW/_C from 65_ to 125_C
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor HighSpeed CMOS Data Book (DL129/D).
http://onsemi.com
2
74HC244
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Vin, Vout
Parameter
Min
Max
Unit
2.0
6.0
VCC
55
+ 125
_C
0
0
0
1000
500
400
ns
TA
tr, tf
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
55 to
25_C
v 85_C
v 125_C
Unit
2.0
3.0
4.5
6.0
1.5
2.1
3.15
4.2
1.5
2.1
3.15
4.2
1.5
2.1
3.15
4.2
Vout = 0.1 V
|Iout| v 20 mA
2.0
3.0
4.5
6.0
0.5
0.9
1.35
1.8
0.5
0.9
1.35
1.8
0.5
0.9
1.35
1.8
Vin = VIH
|Iout| v 20 mA
2.0
4.5
6.0
1.9
4.4
5.9
1.9
4.4
5.9
1.9
4.4
5.9
3.0
4.5
6.0
2.48
3.98
5.48
2.34
3.84
5.34
2.2
3.7
5.2
Vin = VIL
|Iout| v 20 mA
2.0
4.5
6.0
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
3.0
4.5
6.0
0.26
0.26
0.26
0.33
0.33
0.33
0.4
0.4
0.4
Symbol
Parameter
VIH
VIL
VOH
VOL
Test Conditions
Iin
6.0
0.1
1.0
1.0
mA
IOZ
6.0
0.5
5.0
10
mA
ICC
6.0
4.0
40
40
mA
NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 2 of the ON
Semiconductor HighSpeed CMOS Data Book (DL129/D).
http://onsemi.com
3
74HC244
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)
Guaranteed Limit
Symbol
Parameter
VCC
(V)
55 to
25_C
v85_C
v125_C
Unit
tPLH,
tPHL
2.0
3.0
4.5
6.0
96
50
18
15
115
60
23
20
135
70
27
23
ns
tPLZ,
tPHZ
2.0
3.0
4.5
6.0
110
60
22
19
140
70
28
24
165
80
33
28
ns
tPZL,
tPZH
2.0
3.0
4.5
6.0
110
60
22
19
140
70
28
24
165
80
33
28
ns
tTLH,
tTHL
2.0
3.0
4.5
6.0
60
23
12
10
75
27
15
13
90
32
18
15
ns
Cin
10
10
10
pF
Cout
15
15
15
pF
NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON
Semiconductor HighSpeed CMOS Data Book (DL129/D).
Typical @ 25C, VCC = 5.0 V
CPD
34
2f + I
CC
pF
SWITCHING WAVEFORMS
DATA INPUT
A OR B
OUTPUT
YA OR YB
tr
tf
VCC
90%
50%
10%
tPLH
90%
50%
10%
tTLH
tPHL
ENABLE
A OR B
GND
OUTPUT Y
VCC
50%
tPZL
50%
tPZH
tTHL
OUTPUT Y
Figure 1.
tPHZ
50%
HIGH
IMPEDANCE
10%
VOL
90%
VOH
HIGH
IMPEDANCE
Figure 2.
http://onsemi.com
GND
tPLZ
74HC244
TEST CIRCUITS
TEST POINT
TEST POINT
OUTPUT
DEVICE
UNDER
TEST
OUTPUT
DEVICE
UNDER
TEST
C L*
1 kW
C L*
PIN DESCRIPTIONS
INPUTS
OUTPUTS
CONTROLS
Enable A, Enable B (Pins 1, 19)
ONE OF 8
INVERTERS
VCC
DATA
INPUT
A OR B
YA
OR
YB
ENABLE A OR
ENABLE B
http://onsemi.com
5
74HC244
PACKAGE DIMENSIONS
TSSOP20
CASE 948E02
ISSUE C
20X
0.15 (0.006) T U
2X
K REF
0.10 (0.004)
L/2
20
T U
K
K1
J J1
11
B
U
PIN 1
IDENT
SECTION NN
0.25 (0.010)
N
1
10
M
0.15 (0.006) T U
A
V
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION:
MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE
MOLD FLASH, PROTRUSIONS OR GATE
BURRS. MOLD FLASH OR GATE BURRS
SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION
SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08
(0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL
CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE
DETERMINED AT DATUM PLANE W.
N
F
DETAIL E
W
C
G
DETAIL E
0.100 (0.004)
T SEATING
DIM
A
B
C
D
F
G
H
J
J1
K
K1
L
M
PLANE
SOLDERING FOOTPRINT*
7.06
1
0.65
PITCH
16X
0.36
16X
1.26
DIMENSIONS: MILLIMETERS
http://onsemi.com
6
MILLIMETERS
MIN
MAX
6.40
6.60
4.30
4.50
1.20
0.05
0.15
0.50
0.75
0.65 BSC
0.27
0.37
0.09
0.20
0.09
0.16
0.19
0.30
0.19
0.25
6.40 BSC
0_
8_
INCHES
MIN
MAX
0.252
0.260
0.169
0.177
0.047
0.002
0.006
0.020
0.030
0.026 BSC
0.011
0.015
0.004
0.008
0.004
0.006
0.007
0.012
0.007
0.010
0.252 BSC
0_
8_
74HC244
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including Typicals must be validated for each customer application by customers technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com
7
74HC244/D