Professional Documents
Culture Documents
Summary
This application note looks at using polygon pours to create regions of copper on a PCB. It covers such topics as placing and modifying polygon pours, setting properties, controlling the clearance using design rules and repouring.
A copper pour on a signal layer is a common part of a PCB design. This may be a hatched ground pour on an analog design; a solid power supply pour for carrying heavy currents; or a solid ground pour for EMC shielding. Designers requiring large areas of solid copper in their PCB designs can use fills or copper regions, or polygon pours.
A copper region (Place Solid Region) is a polygontype solid copper area, i.e. a multi-sided, filled object, and will not pour around other objects. You can set the layer and net associated with the region through the Region dialog. If you select the Polygon Cutout option, a negative copper region is created which will create a cutout when placed over a solid polygon pour. If you select the Board Cutout option, the region is not treated as a copper area, becomes multi-layered and represent an aperture through the entire board.
Polygon Pours
A Polygon Pour (Place Polygon Pour) creates large areas of solid or hatch-filled copper that can fill irregularly shaped areas. As they are poured, polygon pours allow for clearances around electrical objects of a different net or can connect to objects of the same net. Clearances can be set using the PCB Clearance design rules. When you place a polygon pour, you are defining the outline of a polygon object. There are three ways that the polygon object can be defined as a solid filled polygon, a hatched fill polygon with tracks used to create the hatch effect, or an outline only with no fill.
Solid Pours
If the polygon pours Fill Mode is set to Solid (Copper Regions) in the Polygon Pour dialog, the area inside the polygon boundary is filled with copper regions (complying with applicable design rules such as copper clearance). It places a copper region in each individual area that it finds within the boundary. These areas are created by existing objects such as tracks and pads.
Figure 2. A hatched polygon pour showing varying clearances around electrical objects.
Hatched Pours
The copper pour for a polygon can be crosshatched at 90 or 45, or filled with horizontal or vertical lines. Thermal considerations may determine the style of hatching used in a design. If you have the polygon pours Fill Mode set to Hatched (Tracks/Arcs) in the Polygon Pour dialog, it first outlines all the objects that are within the boundary using tracks and arcs (routing tracks, pads, vias, etc) and then fills in each outlined area with tracks.
Unfilled Pours
If you have the polygon pours Fill Mode set to None (Outlines Only) in the Polygon Pour dialog, it outlines the boundary using tracks and arcs in compliance with applicable design rules, such as copper clearance. You may wish to use this option if you
want to place a polygon during the design phase, but do not want it to slow system performance. The polygon can be re-poured with the desired hatching before generating output.
Figure 3. Polygon Pour Cutout placed on a Solid fill polygon pour (left) and the polygon repoured (right).
Polygon pours can be placed on any selected layer of a PCB. Select the Place Polygon Pour command and the Polygon Pour dialog (Figure 6) displays to allow you to set the fill and net connection options. See Setting Polygon Pour Properties for more information. Click OK and the cursor changes to a crosshair, ready to draw the polygon outline. Drawing the outline of a polygon pour is similar to placing tracks during routing, i.e. click to place the polygon vertices and rightclick (or press ESC) to fill the polygon and exit polygon pour placement mode. While defining the shape of the polygon pour, press SHIFT + SPACEBAR to cycle through the polygon corner styles of any angle, 45, 45 with arc, 90 or 90 with arc, as shown in Figure 4. Use SPACEBAR to toggle the direction of the corner for angular and arced styles.
Use BACKSPACE to delete the last placed vertex point. There is no need to close the polygon, as the PCB Editor will automatically complete the shape by adding a track from the start point to the last vertex point placed. This auto close track displays as a white, unfilled track as you place the polygon (Figure 5).
Figure 6. The Polygon Pour dialog Version (v2.7) Aug 14, 2008
To create a hatched polygon pour, click on the Hatched (Tracks/Arcs) option. The fill pattern for the pour is determined using a combination of the Grid Size, Track Width and Hatch Mode options that become available. The fill will be created out of tracks (and arcs) automatically placed according to these settings. The Grid Size determines the spacing between the centers of the tracks used for hatching. This grid ideally should be a fraction of the component pin pitch to allow efficient placement of the tracks. When hatched polygon pours are poured, they can contain many short pieces of tracks and arcs, placed to create smooth edges around the existing objects on the board. Set the Minimum primitive length as appropriate, considering that a larger value gives faster pour times, screen redraws and output generation but downgrades the smoothness of the polygon edges. Setting the Surround Pads With option to Octagons instead of Arcs has a similar effect on the repour times and smoothing.
Grid size: 30mil Track width: 10mil 90 hatch.
If you are changing a hatched polygon pour to a solid pour, use the Tools Polygon Pours Convert Hatched Polygons To Solid command to set the extents of the repoured polygon as well as remove islands and necks and set the arc approximation.
If either of the first two options are chosen and the polygon pour is assigned to No Net, it will pour around all objects regardless of their net assignments. If a polygon pour is placed on a non-signal layer it will not be poured around existing objects, as these objects are not assigned to a net and therefore do not belong to anything.
If a violation appears between the polygon pour and an object, eg. a pad, you can repour the polygon pour by double-clicking on it and confirming the setup. This results in the polygon pouring around the violating object, taking into account clearance and
Version (v2.7) Aug 14, 2008
polygon clearance design rules. These design rules may be set by using the PCB Rules & Constraints Editor dialog (Design Rules).
Figure 11. Polygon Connect Style rule in PCB Rules & Constraints Editor.
Figure 13. Greater control when placing and editing polygons: note that the sliding of polygon edges can only be performed when in Move Polygon Vertices mode.
The View/Edit Section in this dialog allows you to: name the existing polygons so they can be used to scope polygon rules or to include them in a polygon class; sort the existing polygons using one of the 6 columns; or Shelve, Lock, Repour polygons, or ignore polygons from on-line DRC. The Pour Order section at the bottom of this dialog allows you to re-arrange the pour order of polygons with the Move Up, Move Down, and Auto Generate buttons. Pour order can be important when there is a polygon completely within another polygon, typically you would order from the smallest polygon to the largest polygon. The Auto Generate button will order the polygons from smallest area to largest area, on a layer-by-layer basis. Since the polygon manager can perform actions that change the design, such as repouring selected polygons, it must execute pending actions before accepting a new request that can change the design. A message alerting you about this will appear (Figure 14).
Figure 14. Any pending edits must be applied before a new edit can be accepted.
If you click the Repour button you have the choice of re-pouring all polygons, selected polygons or polygons that have violations. Update progress can be monitored on Altium Designers status bar.
If you perform a Shelve, Lock, or Ignore from DRC action for selected polygons the action is not performed immediately. In these cases the actions are performed when you click the Apply or OK buttons. The Polygon Pour Manager dialog is launched from the Tools Polygon Pours submenu.
Any polygons in the design will be selected. Open the PCB List panel (select View Workspace Panels PCB PCB List) and set the second display control at the top of the panel to non-masked objects a list of all polygons in the PCB will appear. These include polygon pours, internal planes (which are system-created polygons) and any defined split planes. For polygon pours, details such as their location, layer, net and pour options are also displayed.
Figure 17. The PCB List panel showing the results of an IsPoly query.
Parent-children attributes, such as the region(s) associated with a solid polygon pour, or the tracks and arcs that make up hatched polygon pours, can be listed by right-clicking on a polygon pour (Poly) in the Object Kind list of the PCB List panel and selecting Show Polygon Children.
Figure 16. The PCB List panel showing the results of an IsPoly query with Show Polygon Children enabled.
Revision History
Date 9-Dec-2003 13-Dec-2004 12-Jul-2005 8-Jun-2006 17-Apr-2007 6-Dec-2007 25-Feb-2008 26-May-2008 14-Aug-2008 11-Apr-2011 Version No. 1.0 2.0 2.1 2.2 2.3 2.4 2.5 2.6 2.7 Revision New product release Updates for SP2. Formerly Polygon Planes and Copper Pours. Updated for Altium Designer SP4 Updated for Altium Designer 6.3 Updated for Altium Designer 6.7 Updated for 6.9 Converted to A4 Fixed incorrect formatting. Updated information on moving vertices of polygons. Updated template.
Software, hardware, documentation and related materials: Copyright 2011 Altium Limited. All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. Altium, Altium Designer, Board Insight, DXP, Innovation Station, LiveDesign, NanoBoard, NanoTalk, OpenBus, P-CAD, SimCode, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.