Design and Implementation of 64-Bit Execute Stage for VLIW Processor Arc itecture on !

P"A
AI#$ The main aim of the project is to design Design and Implementation of 64-Bit Execute Stage for VLIW Processor Arc itecture on !P"A. %ABS&'A(&) FPGA implementation of 64-bit exec te nit for !"#$ processor% and impro&e po'er representation ha&e been done in this paper. !()" is sed to modelled this architect re. !"#$ stands for !er* "ong #nstr ction $ord. This Processor Architect re is based on parallel processing in 'hich more than one instr ction is exec ted in parallel. This architect re is instr ction thro ghp t. +o this is the base of sed to increase the + perscalar the modern

Processors. ,asicall* !"#$ is a -#+. Processor. The difference is it contains long instr ction as compared to -#+.. This stage of the pipeline exec tes the instr ction. This is the stage 'here the A"/ 0arithmetic logic nit1 is located. 2xec te stage are s*nthesi3ed and targeted for 4ilinx !irtex 4 FPGA and the res lts calc lated for 64-bit 2xec te stage impro&e the po'er as compared to pre&io s 'or5 done

Proposed #et od$ $e can increase the n mber of instr ctions compared to the existing !"#$ processor architect re. And 'e can increase the n mber of bits compared to the
V.Mallikarjuna (Project manager)

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &

existing architect re. ) e to this 'e can increase the n mber of operations can be done at a time compared to existing !"#$ architect re. Ad*antage$ The increase for an n 0n67 to 61 parallel pipe is represented b* the expression n4 8 9n9. This means that the amo nt of logic re: ired to implement the register b*pass conditions also increases. #n this st d*% the register b*pass logic is implemented for a 7;4;<;6 parallel operations per !"#$ instr ction on FPGA spartan72 xc4&fx=9=9sf767. #t can be inferred from the s*nthesis report that proposed architect re offer speed 'hich is approximatel* 9=6>(3 BL+(, DIA"'A#$

V.Mallikarjuna (Project manager)

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &

&++LS? xlinx @.9i ise% model sim 6.4c 'E!E'E-(E$ A=B$eng Foo5 "ee% A3r l (alim% Cor (isham% Dap !ooi !oon% "o (ai (i ng% Patric5 +ebastian. #mplementation -es lts on -egister ,*pass .onditions of an n-Parallel Pipes + perscalar Pipeline >icroprocessor .ore on FPGA%9EEF. A9B A.G Hones% - (oare% ). G sic% H Fa3e5as and H.Foster% An FPGA based !"#$ Processor 'ith c stom hard'are exec tion% in Proc. A.> FPGA +*nops*s% >ontere*% .A 9EE<. A7B $eng Foo5 "ee and Ali Deon >d +ha5aff implementing a large )ata , s !"#$ >icroprocessor 2merald +*stems )esign .enter% Gomple5s +ri +g Cibong% ,a*an "epas% ==@EE% Penang% >ala*sia +chool of .omp ter and .omm nication 2ngineering% /ni&ersit* >ala*sia Perlis% American jo rnal of applied science% 9EEI. A4B Hohn " (enness* and )a&id A. Patterson% 9EE7. .omp ter Jrgani3ation and )esign? The (ard'are;+oft'are #nterface. >organ Ga fmann. A<B $eng Foo5 "ee% 9EEE. !()" .oding and "ogic +*nthesis $ith +*nops*s. Academic Press P blication

V.Mallikarjuna (Project manager)

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &