You are on page 1of 2

Models 1) Model 1: Equivalent at capacitor bank bus Purely inductive Z1 - study classical case and compare against calculated

ed inrush currents Z1 with angle from impedance measurement at Selangau 275 kV bus

2) Model 2: Main PSCAD Model 2016 (?) with equivalent source impedance at Selangau 275 kV bus (see above). Detailed PSCAD model to represent voltage attenuation (Section C a) Use load flow voltage at Selangau 275 kV bus with main load connected at Samalaju 275 kV bus (624 + j142 MVA) Disconnect load and increase voltage at Selangau 275 kV bus to 1.1 pu with same angle as load flow voltage above. Should be worse case for TOV.

Due Diligence Studies 1) Classical studies using Model pure inductive to check capacitor bank inrush currents against calculated values from IEC and IEEE standards 2) Introduce C type filter and assess the impact on the inrush currents (the parallel branch reduces inrush current as at resonant frequencies (9.4 kHz to 12 kHz). We can demonstrate this. Also address the impact on the TOV and TRV. Also assess the impact of source resistance Also assess the impact of load at Samalaju 275 kV Use of 1.1 pu voltage at Selangau 275 kV bus

3) Carry out Sections A, B and C on Model 1 in order to verify performance of Model 2. 4) Equivalent source measurement and verification 5) PSCAD simulation time step verification Studies: Case A a) Determine maximum inrush current during capacitor bank energisation i) Single 100 MVAr bank ii) Second bank (1 in service) iii) Third bank (2 in service) iv) Fourth bank (3 in service) Inrush currents always worse when switching at peak voltage (check this)

b) Decide if current limiting reactors are required. Decision based on 271 standard (actually check against all standards) c) Assess maximum overvoltage on system due to capacitor bank energisation (assuming no charge left on capacitor - could be a worse case!): TRV across cap CB = 0 Measure cap volts (worse case in due diligence for Model 1: LC circuit) Measure cap divider volts Measure reactor volts Measure 275 kV bus volts (also measure rms voltage here) Measure voltage at terminals of 275 kV transformer

Did we say that overvoltage was not a problem due to the resistance of the C Type Filter? Which capacitor bank switch in gives worse case TOV? Do we need to carry out with surge arrestors connected ? Also look at loads disconnected and 1.1 pu voltage at 275 kV bus. This could be the starting point as worse scenario? We need to look at pp voltages too ? Can we look at voltage and current harmonics ? Ensure we use 3 pole switching throughout. In PSCAD what is first pole to open (not an issue here as this was closing - I dont think we model prestrike). Could be left with a p p fault.

You might also like