Professional Documents
Culture Documents
Features
Electrically Screened to SMD # 5962-95669 QML Qualified per MIL-PRF-38535 Requirements Maximum Acquisition Time - 10V Step to 0.1% . . . . . . . . . . . . . . . . . . . . . . . . . . 4s - 10V Step to 0.01% . . . . . . . . . . . . . . . . . . . . . . . . . 6s Maximum Drift Current . . . . . . . . . . . . . . . . . . . . . . . 10nA (Maximum Over Temperature) TTL Compatible Control Input Power Supply Rejection . . . . . . . . . . . . . . . . . . . . . 80dB Total Dose . . . . . . . . . . . . . . . . . . . . . 100 krad(Si) (Max) No Latch-Up
Applications
Data Acquisition Systems D to A Deglitcher Auto Zero Systems Peak Detector Gated Op Amp
Ordering Information
ORDERING NUMBER 5962R9566901VCC INTERNAL MKT. NUMBER HS1B-2420RH-Q TEMP. RANGE (oC) -55 to 125
Functional Diagram
OFFSET ADJUST 3 1 + 2 4 V+ 5
Pinout
14 LEAD METAL-SEALED SIDE-BRAZED CERAMIC DIP MIL-STD-1835, CDIP2-T14 TOP VIEW
14 SAMPLE/HOLD CONTROL 13 GND 12 NC 11 HOLD CAPACITOR 10 NC 9 V+ 8 NC SAMPLE/ HOLD CONTROL
- INPUT
+ INPUT
7 OUTPUT
14
HS-2420RH
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2003. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
S7
DUT
50 2 1 S1 2 S6
1 2
S7
1 50
CH = 1000pF
S3 3
1 50pF
2k
AOUT 4 3 EOUT S8 1 2
+5V SINEWAVE INPUT IN2 IN1 IN3 IN4 IN5 IN6 IN7 IN8 A2 A1 EN +15V -15V +15V -15V
OUT VIN
+ DUT 2k CH = 1000pF
VOUT 50pF 50
VOUT 50pF
A0
NOTE: Compute Hold Mode Feedthrough Attenuation from the Formula: V OUT HOLD FeedthroughAttenuation = 20 log ------------------------------- V IN HOLD Where VOUT HOLD = Peak-Peak Value of Output Sinewave during the Hold Mode. FIGURE 2. HOLD MODE FEEDTHROUGH ATTENUATION
NOTE: GBWP is the Frequency of VINPUT at which: V OUT 20 log -------------------- = 3dB V INPUT
SET t2 TO 7s INITIALLY
DIGITIZE V1 AT t1 (10s)
DIGITIZE V2 AT t2
DECREMENT t2 BY 50ns
NO
NOTE: See Test Diagram, Timing Diagram FIGURE 4. ACQUISITION TIME (tACQ TO 0.01% IS SHOWN, tACQ TO 0.1% IS DONE IN THE SAME MANNER)
t1
HS-2420RH
V1 V1 DIGITIZER
COMPUTER CONTROLLER
10s
DELAY t2 VARIABLE DELAY
t2 DELAY CONTROL
FIGURE 5.
t1 10s
t2
t2
+V
0V
VPEAK 90%
VFINAL 10%
FIGURE 7A.
FIGURE 7B.
+V
+V
+V 75%
+V 25%
FIGURE 8B.
1.0
0.1
UNITY GAIN BANDWIDTH (MHz) MIN SAMPLE TIME SLEW RATE/ FOR 0.1% ACCURACY CHARGE RATE 10V SWINGS (ms) V/(ms) 100pF 1000pF 0.01mF 0.1mF
0.01 10pF
CH VALUE
BANDWIDTH
100 80 60 40 20 0 -20 10 100 1K 10K 100K 1M 10M 100M CH = 1.0F CH = 0.1F CH = 0.01F CH = 100pF CH = 1000pF
FREQUENCY (Hz)
CH = 0.01F CH =1000pF
CH = 1.0F CH = 0.1F
CH 100pF
100
1K
10K
100K
1M
10M
1K
10K
100K
1M
10M
100M
FREQUENCY (Hz)
Irradiation Circuit
1 2 R1 3 4 -15V 5 C2 D2 6 7
1 R 2 3 4 5
14 13 12 GND 11 10
NOTES: R1 = 100k 5% (per socket) C1 = C2 = 0.1F (one per row) or 0.01F (one per socket) D1 = D2 = 1N4002 or equivalent (per board)
S/H CONTROL V+
+5 -10 -5 +5 +10
CH
-5 -10
+ HS-2420RH
CH = 1000pF
-IN CH = 100pF
+IN
V-
OUT
0.002RF RF
-IN RF
S/H CONTROL
-RF RI
Gain Adjustment
The linear variation in pedestal voltage with sample-and-hold input voltage causes a -0.06% gain error (CH = 1000pF). In some applications (D/A deglitcher, A/D converter) the gain error can be adjusted elsewhere in the system, while in other applications it must be adjusted at the sample-and-hold. The two circuits shown below demonstrate how to adjust gain error at the sample-and-hold. The recommended procedure for adjusting gain error is: 1. Perform offset adjustment. 2. Apply the nominal input voltage that should produce a +10V output. 3. Adjust the trim pot for +10V output in the hold mode. 4. Apply the nominal input voltage that should produce a -10V output. 5. Measure the output hold voltage (V-10 NOMINAL). Adjust the trim pot for an output hold voltage of:
( V-10 NOMINAL ) + ( 10V ) ----------------------------------------------------------------------2
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporations quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 8