MANIPAL INSTITUTE OF TECHNOLOGY

(A constituent college of Manipal University, Manipal)

Manipal Karnataka 576 104

DEPARTMENT OF Electronics and Communication Engineering

COURSE PLAN Department Subject Semester & branch Name of the faculty No of contact hours/week : Electronics and Communication Engg. : VLSI Design (ECE 305) : V Sem ECE : Prof. S.N.Bhat, Mr. Shounak De & Mr Shailendra K. Tiwari :4 Assignment portion Assignment no. 1 2 3 Test portion Test no. 1 2 Submitted by: Prof. S.N.Bhat (Signature of the faculty) Date: Approved by: Topics L1 L21 L22 - 45 Topics L1 L13 L14 L26 L27 L51

(Signature of HOD) Date: 1-8-2012

(Page 1 of 5)

MIT/GEN/F-05/R0

Course Objectives

At the end of this course, the student will be able to: CO1: Describe Moors Law and its significance in VLSI. CO2: List and discuss the key performance parameters related to ICs. CO3: Explain the operation of MOS devices and derive the expressions for the drain current. CO4: Analyze NMOS & CMOS inverter circuits and estimate the key parameters. CO5: Design combinational circuits using switch logic and gate logic and compare them. CO6: Discuss the design of sequential circuits in VLSI. CO7: Discuss the design issues related to memory circuits. CO8: Describe the process of fabrication of MOS and CMOS devices using suitable sketches and compare different types of processes. CO9: Draw layouts for VLSI circuits as per the design specifications and estimate the parasitic values. CO10: Estimate the delay and power dissipation in CMOS. CO11: Describe scaling in CMOS and compare different types of scaling CO12: List and Describe various issues involved in subsystem design.
Course Plan

L/T Sl No. L1 L2 L3 L4 L5 L6 L7 L8 L9 L 10 L11 L12 L 13 L 14

Topics Introduction to VLSI Design, Performance measures and issues. Discussion of Moores law and VLSI technology trends Discussion of MOSFET and types, operation and concept of threshold voltage Tutorial Study of depletion and enhancement mode MOSFET with VI characteristics Derivation of equation for drain current and discussion of their significance. Discussion of second order effects Tutorial Pass transistors and transmission gates. Analysis of NMOS inverters Analysis of CMOS inverters Tutorial Discussion of the impact of device ratios on the performance of inverter Implementation of Boolean functions and combinational circuits using switch logic and gate logic.

(Page 2 of 5)

MIT/GEN/F-05/R0

L 15 L16 L 17 L18 L19 L 20 L 21 L 22 L23 L 24 L25 L 26 L27 L 28 L29 L 30 L31 L32 L33 L 34 L 35 L 36 L 37 L38 L 39 L40 L41 L42 L43 L44 L45 L46 L47 L48 L49 L50

Designing of arbitrary logic using CMOS Tutorial Lithographic process of MOS transistor fabrication CMOS fabrication: -Discussion of P-well & N-well process Discussion of Twin-tub process , Latch up in CMOS and its prevention. Tutorial. SOI process of CMOS fabrication, VLSI yield and economics, Stick diagrams. Design rules and layouts Tutorial. Representation of logic circuits in stick notation and drawing layouts. Concept of Sheet resistance, square cg and estimation of R & C for the given circuit. Estimation of delay in CMOS inverters. Tutorial. Driving of large capacitive loads. Super buffers. Discussion of power dissipation. Pseudo NMOS and BiCMOS logic Tutorial. Dynamic and clocked CMOS logic. Clocking strategies, single and two phase clocking, clock distribution. Flip flops, shift registers and clocked sequential circuits Tutorial. Memory systems like, ROM, EPROMs and PLAs Static and dynamic memory cells Scaling of MOS devices Tutorial. Design description domains and design strategies Issues in subsystem design. Design examples such as Adders and ALUs Tutorial. Design of Shifters Introduction to GaAs devices and circuits: basic properties and comparison with MOSFET Fabrication of GaAs MESFET-SAG process Tutorial GaAs MESFET inverter operation, Derivation of Zpu/Zpd for GaAs MESFET Introduction to Low power VLSI, analog and mixed signal design

EVALAUTION SCHEME: (Page 3 of 5)

MIT/GEN/F-05/R0

IN SEMESTER TESTS: 40 % ASSIGNMENTS: 10% END SEMESTER EXAM: - 50% Total: - 100%

References: 1. Jan M Rabaey, Digital Integrated Circuits, Prentice Hall India, 2003 2. West N and Eshraghian K, Principles of CMOS VLSI Design, Addison Wesley Publication, 2nd Edition. 3. Sung Mo Kang and Yusuf leblebici, CMOS digital Integrated circuits design and analysis, Tata Mcgraw Hill, 3rd edition. 4. Amar Mukherjee, Introduction to NMOS & CMOS VLSI systems Design, Prentice Hall, 1986. 5. Pucknell D.A and Eshraghian K , Basic VLSI Design, PHI publication, 2009. 6. Allen, CMOS Analog Circuit Design, Oxford University Press.,2nd Edition

*********

(Page 4 of 5)

MIT/GEN/F-05/R0