Professional Documents
Culture Documents
2 / 14
Sequential Circuits Sequential circuits can contain both combinational logic and edge-triggered flip flops A clock signal determines when data is stored in flip flops How fast can the circuit operate?
Minimum clock period: Tmin
Maximum clock frequency: fmax
Maximum clock frequency is the inverse of the minimum clock period Clock
1/Tmin = fmax Period
Clock
3 / 14
Combinational Logic Timing: Inverter Combinational logic is made from electronic circuits
An input change takes time to propagate to the output
The output remains unchanged for a time period equal to the contamination delay tcd The new output value is guaranteed to be valid after a time period equal to the propagation delay tpd
A
Y t cd t pd
4 / 14
Combinational Logic Timing: XNOR Gate The output is guaranteed to be stable with old value until the contamination delay
Unknown values shown in waveforms as Xs
The output is guaranteed to be stable with the new value after the propagation delay
A B
C
C t cd t pd
5 / 14
Circuit X
Tpd = 3ns Tcd = 1ns
A B
Circuit X
6 / 14
Clocked Device: Contamination and Propagation Delay Timing parameters for clocked devices are specified in relation to the clock input (rising edge) Output is unchanged for a time period equal to the contamination delay tcd after the rising clock edge New output is guaranteed to be valid after a time period equal to the propagation delay tClk-Q after the rising clock edge
D Q
D Clk Q t cd t Clk-Q
7 / 14
Clocked Devices: Setup and Hold Times Timing parameters for clocked devices are specified in relation to the clock input (rising edge) D input must be valid at least a setup time ts before the rising clock edge D input must be held steady for a hold time th after rising clock edge Setup and hold are input restrictions
Failure to meet restrictions causes circuit to operate incorrectly
ts
D Clk Q
th
8 / 14
FFA
FFB
Fmax = _______
9 / 14
Comb. Logic H
FFA
FFB
Tpd = 5ns
CLK TClk-Q = 5ns TClk-Q = 4 ns Ts = 2 ns
What is the minimum clock period (Tmin) of this circuit? Hint: evaluate all FF to FF paths
10 / 14
FFA CLK
FFB
TClk-Q = 5ns
TClk-Q = 4 ns Ts = 2 ns
11 / 14
Th = 2 ns
FFA
FFB
G
CLK
Y should remain stable for the hold time (Th) after the rising clock edge
Contamination delay ensures signal doesnt change How long before Y starts to change?
Tcd(FFA) + Tcd(G) Th 1ns + 2ns > 2ns
12 / 14
FFA CLK
FFB
TClD = 1ns
TClD = 1 ns Th = 2 ns
13 / 14
Homework
1. Find the contamination and propagation delays for the priority encoder shown in Mano's Fig. 4-23. Assume contamination delays of 1 ns, 1.5 ns and 2 ns for inverters, OR gates, and AND gates, respectively. Assume propagation delays of 2 ns, 2.5 ns, and 3 ns for inverters, OR gates, and AND gates, respectively. Consider all input-to-output paths when determining the contamination and propagation delays for the circuit taken as a whole. Consider the sequential circuit shown in Mano; Fig. 5-17(a). Assume contamination and propagation delays of 1 ns and 2 ns for the XOR gates. Assume contamination and propagation delays of 2 ns and 10 ns, respectively, for the D flip-flop. Assume a setup time of 3 ns and a hold time of 5 ns for the D flip flop. a) Calculate the maximum clock frequency for this circuit. (Ignore the inputs x and y for this part.) b) For proper operation of the circuit, how long before the clock pulse must the data inputs x and y become stable? How long must they be held stable?
2.
14 / 14
Summary Maximum clock frequency is a fundamental parameter in sequential computer systems Possible to determined clock frequency from propagation delays and setup time The longest path determines the clock frequency
The shortest contamination delay path determines if hold times are met