Professional Documents
Culture Documents
l l l l l l l l
Advanced Process Technology Ultra Low On-Resistance Dynamic dv/dt Rating 175C Operating Temperature Fast Switching P-Channel Fully Avalanche Rated Lead-Free
IRF5210PbF
VDSS = -100V RDS(on) = 0.06
G S
ID = -40A
Description
Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications. The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.
TO-220AB
Max.
-40 -29 -140 200 1.3 20 780 -21 20 -5.0 -55 to + 175 300 (1.6mm from case ) 10 lbfin (1.1Nm)
Units
A W W/C V mJ A mJ V/ns C
Thermal Resistance
Parameter
RJC RCS RJA Junction-to-Case Case-to-Sink, Flat, Greased Surface Junction-to-Ambient
Typ.
0.50
Max.
0.75 62
Units
C/W
06/15/04
IRF5210PbF
Electrical Characteristics @ TJ = 25C (unless otherwise specified)
Parameter Drain-to-Source Breakdown Voltage V(BR)DSS/TJ Breakdown Voltage Temp. Coefficient RDS(on) Static Drain-to-Source On-Resistance VGS(th) Gate Threshold Voltage gfs Forward Transconductance V(BR)DSS IDSS IGSS Qg Qgs Qgd td(on) tr td(off) tf LD LS Ciss Coss Crss Drain-to-Source Leakage Current Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage Total Gate Charge Gate-to-Source Charge Gate-to-Drain ("Miller") Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Internal Drain Inductance Internal Source Inductance Input Capacitance Output Capacitance Reverse Transfer Capacitance Min. -100 -2.0 10 Typ. -0.11 17 86 79 81 4.5 7.5 2700 790 450 Max. Units Conditions V VGS = 0V, ID = -250A V/C Reference to 25C, ID = -1mA 0.06 VGS = -10V, I D = -24A -4.0 V VDS = VGS, ID = -250A S VDS = -50V, ID = -21A -25 VDS = -100V, VGS = 0V A -250 VDS = -80V, VGS = 0V, TJ = 150C 100 VGS = 20V nA -100 VGS = -20V 180 ID = -21A 25 nC VDS = -80V 97 VGS = -10V, See Fig. 6 and 13 VDD = -50V ID = -21A ns RG = 2.5 RD = 2.4, See Fig. 10 Between lead, 6mm (0.25in.) nH G from package and center of die contact VGS = 0V pF VDS = -25V = 1.0MHz, See Fig. 5
Parameter Continuous Source Current (Body Diode) Pulsed Source Current (Body Diode) Diode Forward Voltage Reverse Recovery Time Reverse RecoveryCharge Forward Turn-On Time
Conditions D MOSFET symbol -40 showing the A G integral reverse -140 p-n junction diode. S -1.6 V TJ = 25C, I S = -21A, V GS = 0V 170 260 ns TJ = 25C, IF = -21A 1.2 1.8 C di/dt = -100A/s Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Notes:
max. junction temperature. ( See fig. 11 ) VDD = -25V, starting TJ = 25C, L = 3.5mH RG = 25, IAS = -21A. (See Figure 12)
ISD -21A, di/dt -480A/s, VDD V(BR)DSS, Pulse width 300s; duty cycle 2%.
TJ 175C
IRF5210PbF
1000
VGS - 15V - 10V - 8.0V - 7.0V - 6.0V - 5.5V - 5.0V BOTTOM - 4.5V TOP
1000
VGS - 15V - 10V - 8.0V - 7.0V - 6.0V - 5.5V - 5.0V BOTTOM - 4.5V TOP
100
100
10
10
1 0.1 1
1 0.1
100
1000
3.0
I D = -35A
2.5
100
2.0
TJ = 25C TJ = 175C
1.5
10
1.0
0.5
1 4 5 6 7
VGS = -10V
IRF5210PbF
6000
5000
Ciss
20
16
C, Capacitance (pF)
4000
Coss
3000
12
Crss
2000
1000
0 1 10 100
0 0 40 80
200
1000
1000
100
100
10s
TJ = 175C TJ = 25C
10
100s
10
1ms
VGS = 0V
2.0
1 1
10ms
A
100 1000
2.4
IRF5210PbF
VDS
50
RD
V GS RG
D.U.T.
+
40
VDD
-10V
30
Pulse Width 1 s Duty Factor 0.1 %
20
10
VGS 10%
TC , Case Temperature ( C)
D = 0.50
0.20 0.1 0.10 0.05 0.02 0.01 PDM t1 SINGLE PULSE (THERMAL RESPONSE) Notes: 1. Duty factor D = t 1 / t 2 2. Peak T J = P DM x Z thJC + TC 0.0001 0.001 0.01 0.1 1 t2
0.01 0.00001
IRF5210PbF
VDS
L
2000
TOP
1600
RG
D.U.T
IAS
VDD A DRIVER
BOTTOM
-20V
tp
0.01
1200
15V
800
400
A
175
tp V(BR)DSS
QG
-10V
QGS VG QGD
VGS
D.U.T.
+VDS
-3mA
Charge
IG
ID
IRF5210PbF
Peak Diode Recovery dv/dt Test Circuit
D.U.T*
Circuit Layout Considerations Low Stray Inductance Ground Plane Low Leakage Inductance Current Transformer
RG V GS dv/dt controlled by RG ISD controlled by Duty Factor "D" D.U.T. - Device Under Test
+ V DD
P.W. Period
[VGS=10V ] ***
D.U.T. ISD Waveform Reverse Recovery Current Body Diode Forward Current di/dt D.U.T. VDS Waveform Diode Recovery dv/dt
[VDD]
Body Diode
Forward Drop
Ripple 5%
[ISD ]
*** VGS = 5.0V for Logic Level and 3V Drive Devices Fig 14. For P-Channel HEXFETS
IRF5210PbF
TO-220AB Package Outline
Dimensions are shown in millimeters (inches)
10.54 (.415) 10.29 (.405) 3.78 (.149) 3.54 (.139) -A6.47 (.255) 6.10 (.240) -B4.69 (.185) 4.20 (.165) 1.32 (.052) 1.22 (.048) 2.87 (.113) 2.62 (.103)
LEAD ASSIGNMENTS
1.15 (.045) MIN 1 2 3 LEAD ASSIGNMENTS IGBTs, CoPACK 1 - GATE 2 - DRAIN 1- GATE 1- GATE 3 - SOURCE 2- COLLECTOR 2- DRAIN 3- SOURCE 3- EMITTER 4 - DRAIN
HEXFET
4- DRAIN
4.06 (.160) 3.55 (.140)
4- COLLECTOR
3X
0.36 (.014)
2.54 (.100) 2X NOTES: 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982. 2 CONTROLLING DIMENSION : INCH
3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB. 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information. 06/04