Professional Documents
Culture Documents
1/1
MATRD(NO:
I
(a) With a zuitable diagram, explain how a current is produced in the forward bias a pn junction
of
(b) Design a diode limiter circuit that will produce a voltage waveform shown in Figure I when an oscilloscope is connected across the" nz'in the limiter circuit.
This circuit should contain a diode, a load resistorrtl, a resistor.R,, ac voltage supply Y, andvoltage bias Yo*. Given that .R, * R, x 780Q and
R.
=1P.1 '34
174
0 -50.7Y
(c) Based on your answer in O), what should you do if you want to change the output waveform to be as shown in Figure 2. Justi$ your answerwith related calculation.
"1
.-.
. -4SL
F'igure 2
(Gambaraiah 2)
Question 2
(a) A zener diode 1N4747 is used as a voltage regulator. Limiting resistor, .R is 560O and its maximum DC power dissipation Pd(max) is assumed to be lW.
1)
ii)
Assuming a practical model for the zener diode , determine the range of input voltage required for regulation.
iii) Assume the circuit is now connected to a 24Y dc source voltage, and a
variable resistor is used to replace the fixed resistor. Assume the zener diode is represented in an ideal model, determine the range of values of .R for which zener diode remains in regulation with no danger of failure.
fSoalan 3]
Question 3
Calculate the output voltages using the circuit in Figure 4 for resistor components of value & = 470 kf,l, R1 = 4.3 kQ, R: = 33 kQ and R; = 33 kO if the input voltage is 80 pV.
(a)
the
Airconditioningunit
Washing machine Home security alarm system
Question 4 chemical process plant has a process temperature range between 250 oC to 450 "C. A temperature se,nsor has a temperature dependant resistance which varies from 28 O to 1060 Q. Power dissipation is limited to 5 mW. Design an analog signal conditioning circuit that provides temperature dependent varying voltage from -SVto +5V.
Question 5 (a) Figure 5 shows a combinational logic circuit with input A, B and C and output Z.
(D
is
elc + n)
(ii)
If
simplification of Boolean expression in Question s(aXi) is changed to standard Sum-of-Products (SOP) form, design and explain a new combinational logic circuit.
Figure 5
O)
The inverse outpu! Q-of a negative edge--eiggered J-K flip-flop is shown in Figure 6 has a relation to the clock signal, C. The flip-flops are initially LOW.
(0
Examine whether the flip-flop is operating properly, and if not, identiff and explain the most probable fault by using correct timing diagram.
(ii)
If the flip-flops
are inilially FIIGH, determine whether the output of flipflop is different Aom Question 5 (b) (i), and if not, explain your answer.
Figure 6
Question 6
(a) In digital system, the ON and OFF states can be represented as logic I
and 0 respectively. Based on that, sketch and explain the logic levels ranges of voltage for a digital circuit
(i) (it)
Determine the number of binary bit's required for design the synchronous counters. Justiff your answer.
Based on Question 6 (b) (i), design sequence as shown in the state diagram.
I +4-+3
rl
--+ 5
--* 7-+
6-+2 -
Figure 7 (c) As part of an aircraft's functional monitoring system, a circuit is required to indicate the sta:tus of the landing gears prior to landing as shown in Figure 8. A green LED display turns on if all three gears are properly extended when the o'gear down" switch has been activated in preparation for landing. A red LED display turns on if any of the gears fail to extend properly prior to landing. When a landing gear is retracted, its sensor produces a HIGH voltage.
(i)
construct truth table and obtain the Boolean expression of the system.
(ii) use suitable method to design a simplified logic circuit of the aircraft,s functional monitoring system. Justiff your choices.
-12APPEI\DD(
1
,
s DC p*r*dt"tp{t*
@
I^=
50qC
c
g
Ekfilcd Ct rlffi
lr
= B)0
(Il
VP
= l'1 V mar"
mAforall
ryPcs'
k Rodd&entr Currd Voll*e JEDEC luJ vt& Ixr fl0cI.$o. 6A r} Vsffs 0{oE
tN4??f; 1il4??9 lN4?30
lN4?31
a}tm
rm
,l{D
EA
l.o l.o
rrAlils
lm
r(n
50
5J
3.6 3.9
?6 69 6j*
lo
r0
1.0 1.0
9l)
9.CI
{o0
d00
5CI0
1.0
r.0
1.0
4.t
4.7
5.1
t8
53
t.0
t.0 t.0 r.q
1.0
t0
r0
rN4732
1N4733
l.o
1.0
ltg
45
1N4?34 lNr*?35
lN4?36
550 600
4t
37
LO
3.5
ruo m0
t.0
0"5
lN,n37
lN4?38
rN4739
?J
E.2
3jl
it.0
7m
ls r0 to t0 I0
3l
?8
,lJ
5.0
1.O
9.1
l0
1l
x
23
8.0
t,
2l
t9
IN4?{4
tN4745
1N4746
l3 l5
l?
155
9X to t4
0.J
0.5 0.25 o.23 0.25 o.25
l0 J.0 5.0
5.0
5.S
t0 r0
9.9
?6
700 750 ?50
o.l5
0.35
o"?5
il.4
11.2 13.?
l6
l8
?0
l4
s
22
l6
5.0 5.0
5.S
lN4?4?
tN4?4S
lL5
r.5 r0.5
r
o-?5
l5:
t6.?
,',
,1
,<
35
r$1749
14
27
lH4?r0
lN:1751
30
33
40
45 50
tNrt?s?
tN4753
rN4?54
1N4755
lN4?S
rN4?57 rN4?58 rN4759
36 39 43 47
65
6.0
60
m
80 95
750 0"25 7S 0"25 ?50 0.15 1000 0.2s l{xxt 0.25 1000 CI.15 1000 0:5 1500 015
r8.!
m.6
t2.s
25.r 27.4
79.7
55
5.O
5r
56
t500 ls00
0.35
5.o
5.0
3?.7 35.8
38^8
45
4.0 3.1 3.3
3.CI
lro
6,
68
?5
lN4?fl)
rN4:61
rN4?61
82
lN4?63
rN4?6,1
lm
9l
e8
,<
rts rrs
2000
0.!5 o.?,
0.25
o"25
5$
5.0
42.6
2000 2000
,.0
5.O
rt?.l 5r.7
56.0
3{m
3Sm
3ffi
6L2
6s,l
?6.O