PDC Course File

Department of Electronics and Communication

PULSE AND DIGITAL CIRCUITS

II B.Tech II Semester

JOGINPALLY B.R.ENGINEERING COLLEGE

POST: Yenkapally, Moinabad (Mandal) Himathnager (post), Hydreabad-75

JBREC

DEPARTMENT OF ECE

PDC Course File

PULSE AND DIGITAL CIRCUITS

II B Tech I Semester

Index
Sl.No. 1 2 3 4 5 6 7 8 9 10 11 TOPIC Course Objective & Guidelines to Students Results Target & Method of Evaluation JNTU Syllabus Books / Material Lesson Plan Session Plan Assignments Tutorial Unit Wise FAQ University question papers Lecture Notes PAGE No. 3 4 5 6 7 9 13 21 23 26 35

SIGN OF HOD
JBREC 2 DEPARTMENT OF ECE

PDC Course File

Course Objective
In this course students will learn about: The subject is concerned with the generation and processing of non sinusoidal waveforms. Most non sinusoidal waveforms that appear regularly are step, ramp, pulse, and square, exponential. The responses to there of RC, RL, RLC circuits are discussed. Basic functions such as clipping, clamping, comparators, generation of square wave or pulse waveforms are studied. Discuss about switching characteristics of diode and transistor. Some regenerative amplifiers which behave as bi stable circuits are studied. Discuss about basic logic gates Discuss about time base generators which have applications in radar and TV indicators, CRO etc. . Guidelines to Students

Where will this subject help? Scope and Objective of the course: This subject helps in understanding the generation and processing of non sinusoidal waveforms. The switching mode of operation can also be analyzed. This subject gives us an idea or overview to transmit the signal from one location to another, to amplify it, to select a portion of it in voltage, to choose a section of it in time, to combine it with other signal in order to perform a logic operation, to use it to synchronize a system and so orth.

JBREC

DEPARTMENT OF ECE

PDC Course File

Results Target
Total Strength of the Class140 S. No a. b. c. Class / Division First Class with Distinction First Class Pass Class No. of Students 60 60 20

Method of Evaluation
a. b. c. d. Unit Wise Assignments Objective Examination Descriptive Exam Final Examination 8 2 2 1

MINIMUM PASS MARKS

EXAMINATIONS a. b. Internal Examination (Best of two Descriptive+Objective+assignment) Final Examination Max Marks 10+10+5=25marks 75marks 28 Pass Marks ---

JBREC

DEPARTMENT OF ECE

PDC Course File

JNTU Syllabus
Unit-I Linear Wave Shaping: High pass and low pass RC circuits and their response for Sinusoidal, Step, Pulse, Square & Ramp inputs, High pass RC network as Differentiator, Low pass RC circuit as an Integrator, Attenuators and its application as a CRO Probe, RL and RLC Circuits and their response for step Input, Ringing Circuit. Unit-II Non-Linear Wave Shaping: Diode clippers, Transistor Clippers, Clipping at two independent levels, Comparators, Applications of Voltage comparators. Clamping Operation, Clamping circuit taking Source and Diode resistances into account, Clamping Circuit Theorem, Practical Clamping Circuits, Effect of Diode Characteristics on Clamping Voltage, Synchronized Clamping. Unit-III Switching Characteristics of Devices: Diode as Switch, Piecewise Linear Diode Characteristics, Diode Switching times, Transistor as a Switch, Breakdown voltages, Transistor in Saturation, Temperature variation of Saturation Parameters, Transistorswitching times, Silicon-controlled switch circuits. Unit-IV Multivibrators: Analysis and Design of Bi-stable, Mono-stable, Astable Multivibrators and Schmitt trigger using Transistors. Unit-V Time Base Generators: General features of a Time base signal, Methods of Generating Time Base Waveform, Miller and Bootstrap Time Base Generators-Basic Principles, Transistor Miller Time Base generator, Transistor Bootstrap Time base Generator, Transistor Current Time Base Generators, Methods of Linearity improvement. Unit-VI Sampling Gates: Basic operating principles of Sampling Gates, Unidirectional and Bidirectional sampling Gates, Four Diode Sampling Gate, Reduction of pedestal in gate Circuits, Six Diode Gate, Application of Sampling Gates> Unit-VII Synchronization and Frequency Division: Pulse Synchronization of Relaxation Devices, Frequency division in Sweep Circuit, Stability of Relaxation Devices, Astable Relaxation Circuits, Monostable Relaxation Circuits, Synchronization of a Sweep Circuit with Symmetrical Signals, Sine wave frequency division with a Sweep Circuit, A Sinusoidal Divider using Regeneration and Modulation. Unit-VIII Realization of Logic Gates Using Diodes & Transistors: AND, OR and NOT Gates using Diodes and Transistors, DCTL, RTL, DTL, TTL and CML Logic Families and its Comparison

JBREC

DEPARTMENT OF ECE

PDC Course File

Books / Material

Text Books: 1. Millmans Pulse, Digital and Switching Waveforms J.Millman, H.Taub and Mothiki S. Prakash Rao, 2 ed., 2008, TMH. 2. Solid State Pulse circuits David A. Bell, 4 ed., 2002 PHI.

Suggested / Reference Books References:

1. Pulse and Digital Circuits A. Anand Kumar, 2005, PHI. 2. Fundamentals of Pulse and Digital Circuits Ronald J Tocci, 3 ed., 2008 3. Pulse and Digital Circuits Motheki S. Prakash Rao, 2006, TMH. 4. Wave Generation and Shapping- L .Strauss.

JBREC

DEPARTMENT OF ECE

PDC Course File

Lesson Plan
Number of Hours / lectures available in this Semester / Year : Distribution of Hours Unit Wise (minimum Hours:50;Max:65) 65

JBREC

DEPARTMENT OF ECE

PDC Course File

Unit

Topic

Total No. of Hours

Linear Wave Shaping: High pass and low pass RC circuits and their response for Sinusoidal, Step, Pulse, Square & Ramp inputs, High pass RC network as Differentiator, Low pass RC circuit as an Integrator, Attenuators and its application as a CRO Probe, RL and RLC Circuits and their response for step Input, Ringing Circuit. Non-Linear Wave Shaping: Diode clippers, Transistor Clippers, Clipping at two independent levels, Comparators, Applications of Voltage comparators. Clamping Operation, Clamping circuit taking Source and Diode resistances into account, Clamping Circuit Theorem, Practical Clamping Circuits, Effect of Diode Characteristics on Clamping Voltage, Synchronized Clamping Switching Characteristics of Devices: Diode as Switch, Piecewise Linear Diode Characteristics, Diode Switching times, Transistor as a Switch, Breakdown voltages, Transistor in Saturation, Temperature variation of Saturation Parameters, Transistor-switching times, Silicon-controlled switch circuits. Multivibrators: Analysis and Design of Bi-stable, Mono-stable, Astable Multivibrators and Schmitt trigger using Transistors. Time Base Generators: General features of a Time base signal, Methods of Generating Time Base Waveform, Miller and Bootstrap Time Base Generators-Basic Principles, Transistor Miller Time Base generator, Transistor Bootstrap Time base Generator, Transistor Current Time Base Generators, Methods of Linearity improvement. Sampling Gates: Basic operating principles of Sampling Gates, Unidirectional and Bi-directional sampling Gates, Four Diode Sampling Gate, Reduction of pedestal in gate Circuits, Six Diode Gate, Application of Sampling Gates> Synchronization and Frequency Division: Pulse Synchronization of Relaxation Devices, Frequency division in Sweep Circuit, Stability of Relaxation Devices, A stable Relaxation Circuits, Mono stable Relaxation Circuits, Synchronization of a Sweep Circuit with Symmetrical Signals, Sine wave frequency division with a Sweep Circuit, A Sinusoidal Divider using Regeneration and Modulation Realization of Logic Gates Using Diodes & Transistors: AND, OR and NOT Gates using Diodes and Transistors, DCTL, RTL, DTL, TTL and CML Logic Families and its Comparison.

10

II

III

IV

10

VI

VII

VIII

JBREC

TOTAL

DEPARTMENT OF ECE 65

PDC Course File

The number of topic in every unit is not the same because of the variation, all the units have an unequal distribution of hours

Session Plan
Unit 1 Hour No. 1. 2. 3. Date Topic Reference Books

Linear Wave Shaping: High pass RC network as TB-1, RB-1, RB-4 Differentiator High pass RC circuit response for Sinusoidal, Step TB-1, RB-1, RB-4 input High pass RC circuit response for Pulse, Square input TB-1, RB-1, RB-4
9 DEPARTMENT OF ECE

JBREC

PDC Course File

4. 5. 6. 7. 8 9. 10

High pass RC circuit response for ramp &exponential input Low pass RC circuit as integrator Low pass RC circuit response for Sinusoidal, Step input Low pass RC circuit response for Pulse, Square input Low pass RC circuit response for ramp &exponential input Attenuators and its application as a CRO Probe RL Circuits and their response for step Input, RLC Circuit and their response for step Input, Ringing Circuit.

TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4

Unit 2 Hour No. Date Topic Reference Books

11 12 13 14 15 16 17 18 19

Non-Linear Wave Shaping: Diode clippers Transistor Clippers Clipping at two independent levels Comparators, Applications of Voltage comparators. Clamping Operation Clamping circuit taking Source and Diode resistances into account Clamping Circuit Theorem, Practical Clamping Circuits Effect of Diode Characteristics on Clamping Voltage Synchronized Clamping

TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4 TB-1, RB-1, RB-4

Unit 3 Hour No. 20 21 22 Date Topic Reference Books

Switching Characteristics of Devices: Diode as Switch, Piecewise Linear Diode Characteristics Diode Switching times Transistor as a Switch, Breakdown voltages, Transistor in Saturation
10

TB-1, RB-1 TB-1, RB-1 TB-1, RB-1

JBREC

DEPARTMENT OF ECE

PDC Course File

23 24

Temperature variation of Saturation Parameters, Transistor-switching times Silicon-controlled switch circuits.

TB-1, RB-1 TB-1, RB-1

Unit 4 Hour No. 25 26 27 28 29 30 31 32 33 34 Date Topic Reference [Book 1]

Multi vibrators: Analysis of Bi-stable Multi vibrators. Design of Bi-stable Multi vibrators using Transistors. Analysis of Mono-stable Multi vibrators Design of Mono-stable Multi vibrators problems Analysis of As table Multi vibrators Design of As table Multi vibrators using Transistors Analysis of Schmitt trigger Design of Schmitt trigger using Transistors problems

TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1

Unit 5 Hour No. 35 36 37 38 Date Topic Reference [Book 1]

Time Base Generators: General features of a Time base signal, Methods of Generating Time Base Waveform Miller Time Base Generators-Basic Principle, , Transistor Miller Time Base generator

TB-1, RB-4 TB-1, RB-4 TB-1, RB-4 TB-1, RB-4

JBREC

11

DEPARTMENT OF ECE

PDC Course File

39 40 41 42

Transistor Bootstrap Time base Generator Bootstrap Time Base Generators-Basic Principle Transistor Current Time Base Generators Problems, Methods of Linearity improvement

TB-1, RB-4 TB-1, RB-4 TB-1, RB-4 TB-1, RB-4

Unit 6 Hour No. 43 44 45 46 47 48 49 Date Topic Reference [Book 1]

Sampling Gates: Basic operating principles of Sampling Gates Unidirectional sampling Gates Bi-directional sampling Gates Four Diode Sampling Gate Reduction of pedestal in gate Circuits Six Diode Gate Application of Sampling Gates

TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1

Unit 7 Hour No. 50 51 52 53 Date Topic Reference [Book 1]

Pulse Synchronization of Relaxation Devices, Frequency division in Sweep Circuit Stability of Relaxation Devices A stable Relaxation Circuits
12

TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1

JBREC

DEPARTMENT OF ECE

PDC Course File

54 55 56 57 58

Mono stable Relaxation Circuits Synchronization of a Sweep Circuit with Symmetrical Signals Sine wave frequency division with a Sweep Circuit A Sinusoidal Divider using Regeneration and Modulation Review

TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1 TB-1, RB-1

Unit 8 Hour No. 59 60 61 62 63 64 65 Date Topic Reference [Book 1]

Realization of AND Gate using Diodes and TB-1, RB-3 Transistors Realization of OR and NOT Gates using Diodes and TB-1, RB-3 Transistors DCTL Logic Family TB-1, RB-3 RTL Logic Family DTL Logic Family TTL Logic Family CML Logic Family TB-1, RB-3 TB-1, RB-3 TB-1, RB-3 TB-1, RB-3

Assignments

Unit 1
1. Explain the response of a high-pass circuit to an exponential input is applied. OR

JBREC

13

DEPARTMENT OF ECE

PDC Course File Explain the operation of RC high-pass circuit when exponential input is applied.

2. Derive the expression for percentage tilt (P) of a square wave output of RC high-pass circuit. 3. Verify V2 = (V/2) (e2x -1)/(e2x+1) = (V/2) tanhx for a symmetrical square wave applied to a low-pass RC circuit. 4. What is the ratio of the rise time of the three sections in cascade to the rise time of single section of low-pass RC circuit? 5. An Ideal 1 m sec pulse is fed to a low-pass circuit. Calculate and plot the output waveform under the following condition. The upper 3-db frequency is , (i) (ii) (iii) 10 MHz 1 MHz 0.1 MHz

6. Prove that an RC circuit behaves as reasonably good integrator if RC > 15T, where T is the period of an input Em sinwt 7. Explain RC double differentiator circuit. 8. Explain about RLC ringing circuit.

Unit 2
1. Classify different types of clipper circuits. Give their circuits and explain their operation with the aid of transfer characteristics. 2. Give the circuits of different types of shunt clippers and explain their operation with the help of their transfer characteristics. 3. Draw the circuit diagram of emitter coupled clipper. Draw its transfer characteristics indicating all intercepts, slopes and voltage levels derive the necessary equations.

JBREC

14

DEPARTMENT OF ECE

PDC Course File

4. Draw the basic circuit diagram of positive peak clamper circuit and explain its operation. 5. Explain synchronized clamping circuit.

6. Design a clipping circuit with ideal components, which can give the waveform shown in figure for a sinusoidal input. 7. Explain the operation of two level slicer.

OR What is synchronized clamping? Explain.

8. For the circuit shown in figure, Vi is sinusoidal voltage of peak 100 volts. Assume ideal diodes.

OR Draw the circuit diagram of slicer circuit using zener diodes and explain its operation with the help of its transfer characteristics.

Sketch one cycle of output voltage. Determine the maximum diode current. 9. Explain positive peak clipping with reference voltage. 10.Draw the diode comparator circuit and explain the operation of it when ramp input signal is applied. OR

11.State and prove clamping circuit theorem.

What is meant by comparator and explain diode differentiator comparator operation with the help of ramp input signal applied?

12.Draw the basic circuit diagram of negative peak clamper circuit and explain its operation.

Unit 3
1. What are catching diodes? 2. Give a brief note on piece-wise linear diode characteristics. 3. Write short notes on.

JBREC

15

DEPARTMENT OF ECE

PDC Course File

(a). Diode switching times (b). Switching characteristics of transistors (c). FET as a switch. 4. Sketch neatly the waveform s of current and voltage for a transistor switch with capacitive loading circuit. 5. Explain how a transistor can be used as a switch. OR 6. Explain the phenomenon of latching in a transistor switch. OR 7. Describe the switching times of BJT by considering the charge distribution across the base region. 8. Give the expressions for rise time and fall time in terms of transistor parameters and operating currents. OR

Explain the behavior of BJT as a switch, Give applications.

Explain phenomenon of latching in a transistor.

Define rise time and fall time of transistors switch. Derive expressions for these in terms of the transistors parameters and operating currents.

Unit 4
1. Discuss the different methods of triggering a flip-flop. Explain the role of communicating capacitors in a binary circuit. OR 2. Draw the circuit diagram of self-bias with symmetrical triggering using JBREC 16 DEPARTMENT OF ECE

Discuss the various methods of triggering a multivibrator.

PDC Course File

diodes. Explain the working of the same. 3. Explain the reason for the occurrence of overshoot at the base of normally ON transistor of one shot. Derive an expression for overshoot. 4. Show that the Astable multivibrator works as voltage controlled oscillator. 5. Explain about the response of Schmitt binary to an arbitrary input signal with appropriate diagram. OR

Draw the circuit diagram of a Schmitt trigger circuit and explain its operation. Derive the expressions for its UTP and LTP.
6. What do you understand by hysteresis? What is hysteresis voltage? Explain how hysteresis can be eliminated in a Schmitt trigger. 7. Write short notes on a stable multivibrator as a voltage to frequency converter with circuit and waveform. OR

Explain the operation of astable multivibrator with a circuit diagram with relevant waveforms

Unit 5
1. Draw and explain the typical waveform of a time base voltage. OR

2. Explain the principle of working of exponential sweep circuit with neat circuit diagram and also derive the equations for slope, transmission and

Draw and clearly indicate the restoration time and fly back time on the typical waveform of a time base voltage.

JBREC

17

DEPARTMENT OF ECE

PDC Course File

displacement error. 3. Derive the relation between the slope, transmission and displacement errors. 4. Explain how UJT is used for sweep circuit. 5. What is a linear time base generator? Give its applications. 6. Why the time base generators are called sweep circuits? 7. How are linearly varying current waveforms generated? 8. Bring out the necessity and importance of current sweep circuits. List out its applications. OR 9. What type of voltage input is required to obtain a linear current sweep? OR

Bring out the necessity and importance of time base circuit.

10.Write the differences between the voltage and current time base generators.

What are the techniques used to improve the linearity of current sweeps? Illustrate with examples.

Unit 6
1. What do you mean by synchronization? 2. What is the condition to be met for pulse synchronization? 3. What is relaxation oscillator? Name some negative resistance devices used as relaxation oscillators and give its applications. JBREC 18 DEPARTMENT OF ECE

PDC Course File

4. Explain the terms phase delay and phase jitter. 5. Explain how the symmetrical signals are used to synchronize a sweep circuit. 6. With the help of a circuit diagram and waveforms, explain frequency division of an astable multivibrator with pulse signals. 7. Describe frequency division employing a transistor monostable multivibrator. 8. Compare sinewave synchronization with pulse synchronization. 9. Explain the method of synchronization of a sinusoidal oscillator with pulses. 10.Describe the sinewave frequency division with a sweep circuit.

Unit 7
1. Why sampling gates are called linear gates? 2. What are the other names of a gate signal? 3. With the help of a neat diagram, explain the working of tow-diodes sampling gate. 4. Derive expressions for gain and minimum control voltages of a bidirectional

JBREC

19

DEPARTMENT OF ECE

PDC Course File

two-diode sampling gate. 5. Explain the method of obtaining balanced condition in a bidirectional diode gate. 6. Compare the unidirectional and bidirectional sampling gates. 7. Explain clearly the disadvantages of two diode bidirectional sampling gate compared to four diode gates. 8. Draw the circuit diagram of the unidirectional diode gate with more than two inputs and explain its operation. 9. How do you overcome the loading effect of signal sources on control voltage? 10.Draw the circuit diagram of a sampling gate with more than one control voltage and explain its working. 11.What is pedestal? How it effect the output of a sampling gate? 12.What are the applications of sampling gates?

Unit 8
1. Give some applications of logic gates. 2. Draw a pulse train representing a 11010111 in a synchronous positive logic digital system. JBREC 20 DEPARTMENT OF ECE

PDC Course File

3. Why totem pole is used in DTL? Draw the circuit diagram and explain a DTL gate with this. 4. Define positive and negative pulse logic systems. 5. Draw and explain the circuit diagram of a diode OR gate for positive logic. 6. What are the basic logic gates which perform all the operations in digital systems? 7. Compare different logic families

Tutorial Unit 1

JBREC

21

DEPARTMENT OF ECE

PDC Course File Comparison of High and Low pass RC networks Problem solving Class test

Unit 2 Concept of clipping, clamping, comparators Problem solving Class test

Unit 3 Diode and transistor switching times Problem solving Class test

Unit 4 Applications of Bistable, Astable, Monostable multivibrators, Schmitt trigger Problem solving Class test

Unit 5 Comparison of Miller and Bootstrap time base generators Problem solving Class test

Unit 6 Comparison of sampling and logic gates Problem solving

JBREC 22 DEPARTMENT OF ECE

PDC Course File Class test

Unit 7 Synchronization of relaxation circuits Problem solving

Unit 8 Comparison of different logic gates Comparison of different logic families Class test

JBREC

23

DEPARTMENT OF ECE

PDC Course File

Unit Wise Frequently Asked Questions:

Unit-01

1. Explain the response of a high-pass circuit to an exponential input is applied. OR 2. Derive the expression for percentage tilt (P) of a square wave output of RC high-pass circuit.

Explain the operation of RC high-pass circuit when exponential input is applied.

3. Verify V2 = (V/2) ( e2x -1)/(e2x+1) = (V/2) tanhx for a symmetrical square wave applied to a low-pass RC circuit. 4. What is the ratio of the rise time of the three sections in cascade to the rise time of single section of low-pass RC circuit? 5. An Ideal 1 m sec pulse is fed to a low-pass circuit. Calculate and plot the output waveform under the following condition. The upper 3-db frequency is, (iv) (v) (vi) 10 MHz 1 MHz 0.1 MHz

6. Prove that an RC circuit behaves as reasonably good integrator if RC > 15T, where T is the period of an input Em sinwt 7. Explain RC double differentiator circuit. 8. Explain about RLC ringing circuit.

. Unit-02

1. Classify different types of clipper circuits. Give their circuits and explain their operation with the aid of transfer characteristics.

JBREC

24

DEPARTMENT OF ECE

PDC Course File

2. Give the circuits of different types of shunt clippers and explain their operation with the help of their transfer characteristics. 3. Draw the circuit diagram of emitter coupled clipper. Draw its transfer characteristics indicating all intercepts, slopes and voltage levels derive the necessary equations. 4. Draw the basic circuit diagram of positive peak clamper circuit and explain its operation. 5. Explain synchronized clamping circuit.

6. Design a clipping circuit with ideal components, which can give the waveform shown in figure for a sinusoidal input. 7. Explain the operation of two level slicer.

OR What is synchronized clamping? Explain.

8. For the circuit shown in figure, Vi is sinusoidal voltage of peak 100 volts. Assume ideal diodes. Sketch one cycle of output voltage. Determine the maximum diode current. 9. Explain positive peak clipping with reference voltage. 10.Draw the diode comparator circuit and explain the operation of it when ramp input signal is applied. OR

OR Draw the circuit diagram of slicer circuit using zener diodes and explain its operation with the help of its transfer characteristics.

What is meant by comparator and explain diode differentiator comparator operation with the help of ramp input signal applied?
11.State and prove clamping circuit theorem. 12.Draw the basic circuit diagram of negative peak clamper circuit and explain its operation.

. Unit-03

JBREC

25

DEPARTMENT OF ECE

PDC Course File

1. What are catching diodes? 2. Give a brief note on piece-wise linear diode characteristics. 3. Write short notes on. (a). Diode switching times (b). Switching characteristics of transistors (c). FET as a switch. 4. Sketch neatly the waveform s of current and voltage for a transistor switch with capacitive loading circuit. 5. Explain how a transistor can be used as a switch. OR 6. Explain the phenomenon of latching in a transistor switch. OR 7. Describe the switching times of BJT by considering the charge distribution across the base region. 8. Give the expressions for rise time and fall time in terms of transistor parameters and operating currents. OR

Explain the behavior of BJT as a switch, Give applications.

Explain phenomenon of latching in a transistor.

Define rise time and fall time of transistors switch. Derive expressions for these in terms of the transistors parameters and operating currents.

Unit-04

1. Discuss the different methods of triggering a flip-flop. Explain the role of communicating capacitors in a binary circuit. OR

Discuss the various methods of triggering a multivibrator.

JBREC 26 DEPARTMENT OF ECE

PDC Course File

2. Draw the circuit diagram of self-bias with symmetrical triggering using diodes. Explain the working of the same. 3. Explain the reason for the occurrence of overshoot at the base of normally ON transistor of one shot. Derive an expression for overshoot. 4. Show that the Astable multivibrator works as voltage controlled oscillator. 5. Explain about the response of Schmitt binary to an arbitrary input signal with appropriate diagram. OR

Draw the circuit diagram of a Schmitt trigger circuit and explain its operation. Derive the expressions for its UTP and LTP.
6. What do you understand by hysteresis? What is hysteresis voltage? Explain how hysteresis can be eliminated in a Schmitt trigger. 7. Write short notes on a stable multivibrator as a voltage to frequency converter with circuit and waveform. OR

Explain the operation of astable multivibrator with a circuit diagram with relevant waveforms

Unit-05

1. Draw and explain the typical waveform of a time base voltage. OR

2. Explain the principle of working of exponential sweep circuit with neat circuit diagram and also derive the equations for slope, transmission and displacement error.

Draw and clearly indicate the restoration time and fly back time on the typical waveform of a time base voltage.

JBREC

27

DEPARTMENT OF ECE

PDC Course File

3. Derive the relation between the slope, transmission and displacement errors. 4. Explain how UJT is used for sweep circuit. 5. What is a linear time base generator? Give its applications. 6. Why the time base generators are called sweep circuits? 7. How are linearly varying current waveforms generated? 8. Bring out the necessity and importance of current sweep circuits. List out its applications. OR 9. What type of voltage input is required to obtain a linear current sweep? OR

Bring out the necessity and importance of time base circuit.

10.Write the differences between the voltage and current time base generators.

What are the techniques used to improve the linearity of current sweeps? Illustrate with examples.

Unit-06

1. What do you mean by synchronization? 2. What is the condition to be met for pulse synchronization? 3. What is relaxation oscillator? Name some negative resistance devices used as relaxation oscillators and give its applications. 4. Explain the terms phase delay and phase jitter. 5. Explain how the symmetrical signals are used to synchronize a sweep circuit. 6. With the help of a circuit diagram and waveforms, explain frequency division of an astable multivibrator with pulse signals. 7. Describe frequency division employing a transistor monostable multivibrator. 8. Compare sinewave synchronization with pulse synchronization. JBREC 28 DEPARTMENT OF ECE

PDC Course File

9. Explain the method of synchronization of a sinusoidal oscillator with pulses. 10.Describe the sinewave frequency division with a sweep circuit.

Unit-07

1. Why sampling gates are called linear gates? 2. What are the other names of a gate signal? 3. With the help of a neat diagram, explain the working of tow-diodes sampling gate. 4. Derive expressions for gain and minimum control voltages of a bidirectional two-diode sampling gate. 5. Explain the method of obtaining balanced condition in a bidirectional diode gate. 6. Compare the unidirectional and bidirectional sampling gates. 7. Explain clearly the disadvantages of two diode bidirectional sampling gate compared to four diode gates. 8. Draw the circuit diagram of the unidirectional diode gate with more than two inputs and explain its operation. 9. How do you overcome the loading effect of signal sources on control voltage? 10.Draw the circuit diagram of a sampling gate with more than one control voltage and explain its working. 11.What is pedestal? How it effect the output of a sampling gate? 12.What are the applications of sampling gates?

Unit-08

1. Give some applications of logic gates.

JBREC

29

DEPARTMENT OF ECE

PDC Course File

2. Draw a pulse train representing 11010111 in a synchronous positive logic digital system. 3. Why totem pole is used in DTL? Draw circuit diagram and explain a DTL gate with this. 4. Define positive and negative pulse logic systems. 5. Draw and explain the circuit diagram of a diode OR gate for positive logic. 6. What are the basic logic gates which perform all the operations in digital systems? 7. Compare different logic families

University question papers:

1. (a) Prove that for any periodic input wave form the average levle of the steady state output signal forms Rc high pass circuit is always zero (b) Explain how a low pass RC circuit act as an integrator. [8+8] 2. (a) Design a clipping circuit with ideal components, which can give the waveform shown in figure 2a for a sinusoidal input.
JBREC 30 DEPARTMENT OF ECE

PDC Course File

Figure 2a (b) State and prove clamping circuit theorem. [8+8] 3. (a) Explain how a transistor can be used as a switch. (b) Explain the phenomenon of Latching in a transistor switch [8+8] 4. Explain the method of unsymmetrical triggering of the binary with relevant circuit diagram. [16] 5. (a) If the amplifier gain is different from unity in a bootstrap circuit, what is the effect on the sweep voltage? What is the effect of amplifier bandwidth on the sweep output? (b) In UJT sweep circuit VBB = 20 V, VY Y = 50V, R = 5k , RB1 = RB2 = 0 and C= 0.01 F. the UJT fires when Vc = 10.6V and goes to OFF state when Vc = 2.8V. Find the i. the amplitude of sweep signal ii. the slope and displacement error iii. the duration of the sweep, and iv. the recovery time. [16] 6. (a) Explain the method of synchronization of a sinusoidal oscillator with pulses. (b) Describe frequency division employing a transistor monostbale multivibrator. [8+8] 7. (a) Draw the circuit diagram of the unidirectional diode gate with more than two inputs and explain its operation. (b) How do you overcome the loading effect of signal sources on control voltage? (c) Draw the circuit diagram of a sampling gate with more than one control voltage and explain its working. [16] 8. (a) Define positive and negative logic system (b) Define fan-In, fan-out (c) Draw and explain the circuit diagram of a diode OR gate for positive logic. [4+4+8]

JBREC

31

DEPARTMENT OF ECE

PDC Course File

1. (a) Write a short notes on RC low pass circuit (b) Draw the output response of RC low pass circuit for a step input signal and explain in detailed. [8+8] 2. (a) Draw the diode comparator circuit and explain the operation of it when ramp input signal is applied. (b) Explain the operation of two level slicer. [10+6] 3. (a) Explain how a BJT can be used as a switch. Compare it performance as a switch with BBJT (b) Describe the switching times of BJT by considering the charge distribution across the base region. Explain this for cut-off, active and saturation region. [8+8] 4. Draw and explain about the response of Schmitt circuit for the following. (a) for loop gain _1 (b) loop gain >1. [16] 5. (a) What is a linear time base generator? (b) Write the applications of time base generators. (c) Define the sweep speed error, displacement error and transmission error of voltage time base waveform. [16] 6. (a) Explain the method of synchronization of a sinusoidal oscillator with pulses. (b) Describe frequency division employing a transistor monostbale multivibrator. [8+8] 7. (a) Draw the circuit diagram of the unidirectional diode gate with more than two inputs and explain its operation. (b) How do you overcome the loading effect of signal sources on control voltage?
JBREC 32 DEPARTMENT OF ECE

PDC Course File (c) Draw the circuit diagram of a sampling gate with more than one control voltage and explain its working. [16] 8. (a) What are the basic logic gates which perform all the operations in digital systems. (b) Give some applications of logic gates. (c) Define a positive and negative pulse logic systems. (d) Draw a pulse train representing 1101011001. [16]

1. (a) Explain about RLC Ringing Circuit (b) Explain RC double differentiator circuit. [8+8] 2. (a) For the circuit shown in figure 2a , Vi is a sinusoidal voltage of peak 100 volts. Assume ideal diodes. Sketch one cycle of output voltage. Determine the maximum diode Current.

(b) Explain positive peak clipping with reference voltage. [12+4] 3. (a) Describe the switching times of BJT by considoring charge distribution across the base region. Explain this far cut-off, active and saturation region. (b) Give the expressions for rise time & fall time in terms of trunsistor parameters and operating corrents. [8+8] 4. Consider the Schmitt trigger of the following figure 4 with germanium transistors having hFE=40. The circuit parameters are VCC=55V, Rs=3.9K, Rc1=12K,
JBREC 33 DEPARTMENT OF ECE

PDC Course File Rc2=2K, R1=39K, R2=180K and Re=39K. Calculate [16] (a) V1 (b) V2.

5. (a) Draw the circuit diagram of fixed amplitude sweep circuit and explain its operation. (b) Draw the circuit diagram of transistor Miller time base generator and explain its working. [16] 6. (a) With the help of a circuit diagram and waveforms, explain frequency division of an astable multivibrator with pulse signals. (b) The relaxation oscillator, when running freely, generates an output signal of peak - to - peak amplitude 100V and frequency 1 kHz. Synchronizing pulses are applied of such amplitude that at each pulse the breakdown voltage is lowered by 20V. Over what frequency range may the sync pulse frequency be varied if 1 : 1 synchronization is to result? If 5 : 1 synchronization is to be obtained (fP /fS = 5), over what range of frequency may the pulse source be varied? [16] 7. (a) What is pedestal? How it effects the output of a sampling gate? (b) What are the applications of sampling gates? (c) Explain clearly the disadvantages of two diode bidirectional sampling gate compared to four divide gate. [6+4+6] 8. (a) Draw the circuit diagram of diode - resistor logic OR gate and explain its operation. (b) The transistor inverter (NOT gate) circuit has a minimum value hfe = 30, VCC = 12V, RC = 2.2k, R1 = 15k and R2 =100k, VBB = 12V. Prove
JBREC 34 DEPARTMENT OF ECE

PDC Course File that circuit works as NOT gate. Assume typical junction voltages. The input is varying between 0 and 12V. [16]

1. (a) A symmetrical square wave whose peak-to-peak amptitude id 2V and whose average value is zero as applied to on Rc integrating circuit. The time constant is equals to half -period of th esquare wave find the peak to peak value of the output amplitude (b) Describe the relationship between rise time and RCtime constant of a low pass RC circuit. [8+8] 2. (a) Draw the basic circuit diagram of negative peak clamper circuit and explain its operation. (b) What is meant by comparator and explain diode differentiator comparator operation with the help of ramp input signal is applied. [6+10] 3. (a) Define the following: i. Storage time ii. Delay time iii. Rise time iv. Fall time (b) Explain how a BJT can be used as a switch. Compare its perfoemance as a switch with JFET. [8+8] 4. Write short notes on: (a) Gate width of mono-stable multivibrator. (b) Astable multivibrator as a voltage to frequency converter with circuit and waveform. [8+8] 5. (a) With the help of neat diagram explain the working of transistor Bootstrap time base generator. (b) Draw a simple current sweep circuit and explain its working with the help of diagrams. [16] 6. (a) Describe the sine wave frequency division with a sweep circuit. (b) Compare sine wave synchronzation with pulse synchronization. (c) What is Synchronization on one-to-one basis? [8+4+4] 7. (a) What is a sampling gate. (b) Illustrate the principle of sampling gates with series and parallel switches and
JBREC 35 DEPARTMENT OF ECE

PDC Course File compare them. (c) Draw the circuit diagram of unidirectional diode gate and explain its operation. [16] 8. (a) Draw the circuit diagram of diode - resistor logic OR gate and explain its operation. (b) The transistor inverter (NOT gate) circuit has a minimum value hfe = 30, VCC = 12V, RC = 2.2k, R1 = 15k and R2 =100k, VBB = 12V. Prove that circuit works as NOT gate. Assume typical junction voltages. The input is varying between 0 and 12V. [16]

JBREC

36

DEPARTMENT OF ECE

PDC Course File

Lecture Notes (per unit not more than 5 pages) UNIT-1

The time constant of an RC circuit is the product of its resistance and capacitance. For R in ohms and C in farads, the time constant t is in seconds. t = RC

5RC Rule of Thumb: A capacitor charges or decays to within 1% of its final value in 5 time constants. JBREC 37 DEPARTMENT OF ECE

PDC Course File

Low Pass Filter / Integrator

JBREC

38

DEPARTMENT OF ECE

PDC Course File

High Pass Filter / Differentiator

Notes:

JBREC

39

DEPARTMENT OF ECE

PDC Course File

Rise Time: Time required to go from 10% to 90% of Vout.

JBREC

40

DEPARTMENT OF ECE

PDC Course File

UNIT-2

CLIPPERS
There are a variety of diode networks called clippers that have the ability to clip off a portion of the input signal without distorting the remaining part of the alternating waveform. The half-wave rectifier is an example of the simplest form of diode clipperone resistor and diode. Depending on the orientation of the diode, the positive or negative region of the input signal is clipped off. There are two general categories of clippers: series and parallel. The series configuration is defined as one where the diode is in series with the load, while the parallel variety has the diode in a branch parallel to the load.

JBREC

41

DEPARTMENT OF ECE

PDC Course File

CLAMPERS
Clamper is a circuit that "clamps" a signal to a different dc level. The different types of clampers are positive negative and biased clampers. A clamping network must have a capacitor, a diode and a resistive element. The magnitude R and C must be chosen such that the time constant RC is large enough to ensure that the voltage across the capacitor does not discharge significantly during the interval the diode is non- conducting. Positive Clamper The circuit for a positive clamper is shown in the figure. During the negative half cycle of the input signal, the diode conducts and acts like a short circuit. The output voltage . The capacitor is charged to the peak value of input voltage Vm. and it behaves like a battery. During the positive half of the input signal, the diode does not conduct and

acts as an open circuit. Hence the output voltage voltage. Negative Clamper JBREC 42

. This gives a positively clamped

DEPARTMENT OF ECE

PDC Course File

During the positive half cycle the diode conducts and acts like a short circuit. The capacitor charges to peak value of input voltage Vm. During this interval the output Vo which is taken across the short circuit will be zero.

During the negative half cycle, the diode is open. The output voltage can be found by applying KVL.

Biased Clamper The circuit of a positively biased clamper is shown in the figure. During the negative half cycle of the input signal the diode is forward biased and acts like a short circuit. The capacitor charges to . Applying the KVL to the input side

JBREC

43

DEPARTMENT OF ECE

PDC Course File

The voltage across the resistor will be equal to the source voltage Vs. During the positive half cycle of the input signal, the diode is reverse biased and it acts as an open circuit. Hence Vs has no effect on Vo. Applying KVL around the outside loop.

. .

JBREC

44

DEPARTMENT OF ECE

PDC Course File UNIT-3

DIODE AS A SWITCH REVERSE RECOVERY TIME

There are certain pieces of data that are normally provided on diode specification sheets provided by manufacturers. One such quantity that has not been considered yet is the reverse recovery time, denoted by trr . In the forward-bias state it was shown earlier that there are a large number of electrons from the n-type material progressing through the p-type material and a large number of holes in the ntypea requirement for conduction. The electrons in the p-type and holes progressing through the ntype material establish a large number of minority carriers in each material. If the applied voltage should be reversed to establish a reverse-bias situation, we would ideally like to see the diode change instantaneously from the conduction state to the nonconduction state. However, because of the large number of minority carriers in each material, the diode current will simply reverse as shown in Fig. and stay at this measurable level for the period of time ts (storage time) required for the minority carriers to return to their majority-carrier state in the opposite material. In essence, T he diode will remain in the short-circuit state with a current Ireverse determined by the network parameters. Eventually, when this storage phase has passed, the current will reduce in level to that associated with the nonconduction state. This second period of time is denoted by tt (transition interval). The reverse recovery time is the sum of these two intervals: trr _ ts _ tt. Naturally, it is an important consideration in highspeed switching applications. Most commercially available switching diodes have a trr in the rang of a few nanoseconds to 1 s. Units are available, however, with a trr of only a few hundred picoseconds (10_12).

Defining the reverse recovery time

TRANSISTOR AS A SWITCH
There are transistors that are referred to as switching transistors due to the speed with which they can switch from one voltage level to the other. In Fig the periods of time defined as ts, td, tr, and tf are provided versus collector current. Their impact on the speed of response of the collector output is defined by the collector current response The total time required for the transistor to switch from the off to the on state is designated as ton and defined by

with td the delay time between the changing state of the input and the beginning of a response at the output. The time element tr is the rise time from 10% to 90% of the final value.

JBREC

45

DEPARTMENT OF ECE

PDC Course File

The total time required for a transistor to switch from the on to the off state is referred to as toff and is defined by where ts is the storage time and tf the fall time from 90% to 10% of the initial value.

JBREC

46

DEPARTMENT OF ECE

PDC Course File

UNIT-4

A multivibrator is an electronic circuit used to implement a variety of simple two-state systems such as oscillators, timers and flip-flops. It is characterized by two amplifying devices (transistors, electron tubes or other devices) cross-coupled by resistors and capacitors. There are three types of multivibrator circuit:

astable, in which the circuit is not stable in either stateit continuously oscillates from one state to the other. Due to this, it does not require an input (Clock pulse or other). monostable, in which one of the states is stable, but the other is notthe circuit will flip into the unstable state for a determined period, but will eventually return to the stable state. Such a circuit is useful for creating a timing period of fixed duration in response to some external event. This circuit is also known as a one shot. A common application is in eliminating switch bounce. bistable, in which the circuit will remain in either state indefinitely. The circuit can be flipped from one state to the other by an external event or trigger. Such a circuit is important as the fundamental building block of a register or memory device. This circuit is also known as a latch or a flip-flop.

In its simplest form the multivibrator circuit consists of two cross-coupled transistors. Using resistor-capacitor networks within the circuit to define the time periods of the unstable states, the various types may be implemented. Multivibrators find applications in a variety of systems where square waves or timed intervals are required. Simple circuits tend to be inaccurate since many factors affect their timing, so they are rarely used where very high precision is required. The 555 timer is a popular IC chip which can be used to implement all three multivibrator modes.

JBREC

47

DEPARTMENT OF ECE

PDC Course File

Theory:Schmitt Trigger is an emitter coupled binary trigger circuit. It is termed a binary trigger circuit since two stable states occur- the transistor Q1 may be ON and Q2 OFF or vice versa. In the absence of an input to transistor Q1 the voltage divider network Rb2 and R1 along with Rc1 maintains the base of Q2 at a slightly positive potential relative to the emitter and thereby Q2 operates in the saturation region. Owing to the current flow in Q2, the voltage developed across the common emitter resistor, Re maintains Q1 at cut-off. Since the base of Q1 is at ground potential, it is negative relative to the emitter. Thus the stable state in the absence of a signal is Q2 ON and Q1 OFF and the output voltage is in the low state. The switching action may be started by raising or lowering the bias on Q1. When an input sine wave is applied, as soon as the input voltage attains a value equal to the sum of the voltages across Rb1 and Re, Q1 turns ON since its base becomes more positive relative to the emitter. Q1 is driven to conduction in the saturation region. The collector voltage of Q1 drops, which inturn is coupled by the network Rb2-R1 to the base of Q2. This eliminates the forward bias on Q2 and hence it is driven to cut-off. This state persists as long as the input voltage is greater than the sum of the voltages across Rb1 and Re. When Q2 is driven to cut-off, output voltage switches to the difference between Vcc and the voltage across Rc2.

JBREC

48

DEPARTMENT OF ECE

PDC Course File

When the input voltage drops below the sum of the voltages across Rb1 and Re Q1 turns OFF and by regenerative action Q2 again turns ON. The output voltage falls back to the sum of the voltages across Re and the saturation voltage of Q2. Thus a square wave is produced. The turn ON voltage is usually called the upper trigger point or UTP and the tun OFF voltage is called lower trigger point or LTP. UTP is always greater than LTP since the voltage required to turn ON a device is more than that required to turn it OFF. The output waveform may be observed in the waveform viewer.

A multivibrator in which one transistor is always conducting (i.e. in the ON state) and the other is non-conducting (i.e. in the OFF state) is called a monostable multivibrator. Monostable Multivibrator or one-shot multivibrator has one stable state and one quasi-stable state. i.e. When one transistor is conducting and the other is non-conducting, the circuit will remain in this stable state until the application of external trigger pulse. After a certain time the circuit will automatically switch back to the original stable state and remains there until another pulse is applied. The circuit of a transistor monostable multivibrator is shown in the figure. With the above circuit arrangement Q1 is at cut-off and Q2 is at saturation. This represents the stable state. The base of Q1 is kept at a negative potential to ensure that it is always OFF unless when trigger is applied. The triggering network consists of the voltage source, the input capacitor, R4, R5 and D1.

JBREC

49

DEPARTMENT OF ECE

PDC Course File

When a trigger pulse is applied, Q1 turns ON and the collector voltage of Q1 drops from VCC to the saturation voltage of 0.2V. This negative change is coupled to the base of Q2 by the capacitor which inturn causes Q2 to turn OFF. This represents the quasi-stable state. Now the capacitor starts charging towards VCC. When the capacitor voltage reaches 0.7V, transistor Q2 turns ON and Q1 switches back to the OFF state. The output waveform may be observed in the waveform viewer.

JBREC

50

DEPARTMENT OF ECE

PDC Course File

Astable Multivibrator is a two stage switching circuit in which the output of the first stage is fed to the input of the second stage and vice versa. The outputs of both the stages are complementary. This free running multivibrator generates square wave without any external triggering pulse. The circuit has two stable states and switches back and forth from one state to another, remaining in each state for a time depending upon the discharging of the capacitive circuit. The multivibrator is one form of relaxation oscillator, the frequency of which may be controlled by external synchronizing pulses. In our experiment we are using transistor, as the amplifying device and also it is a collector coupled multivibrator.

Figure shows the basic symmetrical astable multivibrator in which components in one half of a cycle of the circuit are identical to their counterpart in the other half. Square wave output can be obtained from the collector point of Q1 or Q2. Operation When supply voltage, VCC is applied, one transistor will conduct more than the other due to some circuit imbalance. Initially let us assume that Q1 is conducting and Q2 is cut-off. Then VC1, the output of Q1 is equal to VCESAT which is approximately zero and VC2 is equal to VCC. At this instant C1 charges exponentially with the time constant R1C1 towards the supply voltage through R1 and correspondingly VB2 also increases exponentially towards VCC. When VB2 crosses the coupling voltage Q2 starts conducting and VC2 falls to VCESAT. Also VB1 falls due to capacitive coupling JBREC 51 DEPARTMENT OF ECE

PDC Course File

between collector of Q2 and base of Q1, thereby driving Q1 into OFF state. The rise in voltage VC1 is coupled through C1 to the base of Q2 causing a small overshoot in voltage VB2. Thus Q1 is OFF and Q2 is ON. At this instant the voltage levels are: VB1 is negative, VC1=VCC, VB2=VBESAT and VC2=VCESAT. When Q1 is OFF and Q2 is ON the voltage VB1 increases exponentially with a time constant R2C2 towards VCC. Therefore Q1 is driven to saturation and Q2 to cut-off. Now the voltage levels are: VB1=VBESAT, VC1=VCESAT, VB2 is negative and VC2=VCC. From the above it is clear that when Q2 is ON the falling voltage VC2 permits the discharging of capacitor C2 which inturn drives Q1 into cut-off. The rising voltage of VC1 is fed back to the base of Q2 tending to turn it ON. This process is regenerative. The output waveform may be observed in the waveform viewer.

JBREC

52

DEPARTMENT OF ECE

PDC Course File

UNIT-5
.

UNIT-6

JBREC

53

DEPARTMENT OF ECE

PDC Course File

UNIT-7

JBREC

54

DEPARTMENT OF ECE

PDC Course File

JBREC

55

DEPARTMENT OF ECE

PDC Course File

UNIT-8

JBREC

56

DEPARTMENT OF ECE