You are on page 1of 4

LPU

ASSIGNMENT
NO1
OF
INTRODUCTION TO
COMPUTER
ORGANISATION &
ARCHITECTURE

SUBMITTED TO SUBMITTED
BY
KETAN SOOD VARUN
KATOCH
E3801B53
BCA-MCA
PART-A

Q1 Design a four bit combinational circuit incrementer and decrementer using full adders.
Ans:-

4 – bit binary incrementer

A3 A2 A1 A0 1

X Y X X Y X
FA Y FA Y
C S FA C S FA

C4 S3 S2 S1 S0

4 – bit binary decrementer

A3 1 A2 1 A1 1 A0 1

FA
FA FA FA
Q2. Register A holds the 8 bit binary 11011001. Determine the B operand and the logic microoperation
to be performed in order to change the value in A to (a) 01101101 (b) 11111101
Ans:-

(a) SELECTIVE COMPLEMENT


A=11011001

B=10110100
01101101 = AA B

(b) SELECTIVE SET


A=11011001
(or)
B=11111101
11111101 AAvB

Q3. Starting from initial value of R=11011101, determine the sequence of binary values in R after a
logic shift left followed by circular shift right, followed by a logical shift right and a circular shift

Ans:-
R=11011101
Logical Shift Left=10111010
Circular shift right=01011101
Logical shift right=00101110
Circular shift left=01011100

PART-B

Q4. Determine the micro operation that will be executed in the processor when following 14 bit control
words are applies
a 00101001100101
b 00000000000000

Ans:-(a) 00101001100101
SELA SELB SELD OPR
001 010 011 00101
it performs R1 R2 R3 SUB
the microopoeration is : R3<- R1-R2

(b)00000000000000
Ans: Its control word are:
SELA SELB SELD OPR
000 000 000 00000
it performs: input - none TSFA
the microopoeration is : OUTPUT <- INPUT

You might also like