You are on page 1of 2

SN54/74LS76A DUAL JK FLIP-FLOP WITH SET AND CLEAR

The SN54/ 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

DUAL JK FLIP-FLOP WITH SET AND CLEAR


LOW POWER SCHOTTKY

MODE SELECT TRUTH TABLE


INPUTS OPERATING MODE SD Set Reset (Clear) *Undetermined Toggle Load 0 (Reset) Load 1 (Set) Hold L H L H H H H CD H L L H H H H J X X X h l h l K X X X h h l l Q H L H q L H q Q L H H q H L q OUTPUTS
16 1

J SUFFIX CERAMIC CASE 620-09

16 1

N SUFFIX PLASTIC CASE 648-08

*Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously. H,h = HIGH Voltage Level L,l = LOW Voltage Level X = Immaterial l, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the HIGH-to-LOW clock transition

16 1

D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION
SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC

LOGIC DIAGRAM LOGIC SYMBOL


Q Q 16 1 CLEAR (CD) J SET (SD) K 4 K CP J C Q D 3 CLOCK (CP) VCC = PIN 5 GND = PIN 13 14 2 SD Q 15 12 6 9 K CP J C Q D 8 10 7 SD Q 11

FAST AND LS TTL DATA 5-79

SN54/74LS76A
GUARANTEED OPERATING RANGES
Symbol VCC TA IOH IOL Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Parameter 54 74 54 74 54, 74 54 74 Min 4.5 4.75 55 0 Typ 5.0 5.0 25 25 Max 5.5 5.25 125 70 0.4 4.0 8.0 Unit V C mA mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage 54 Input LOW Voltage 74 Input Clamp Diode Voltage 54 Output HIGH Voltage 74 54, 74 VOL Output LOW Voltage 74 J, K Clear Clock IIH Input HIGH Current J, K Clear Clock Input LOW Current Short Circuit Current (Note 1) Power Supply Current J, K Clear, Clock 20 0.1 0.3 0.4 0.4 0.8 100 6.0 mA VCC = MAX, VIN = 7.0 V 0.35 0.5 20 60 80 V A 2.7 3.5 0.25 0.4 V V 2.5 0.65 3.5 0.8 1.5 V V Min 2.0 0.7 V Typ Max Unit V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 4.0 mA IOL = 8.0 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table

VCC = MAX, VIN = 2.7 V

IIL IOS ICC

mA mA mA

VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V)


Limits Symbol fMAX tPLH tPHL Parameter Maximum Clock Frequency Clock, Clear, Set to Output 15 20 ns Min 30 Typ 45 15 20 Max Unit MHz ns VCC = 5.0 V CL = 15 pF Test Conditions

AC SETUP REQUIREMENTS (TA = 25C)


Limits Symbol tW tW ts th Parameter Clock Pulse Width High Clear Set Pulse Width Setup Time Hold Time Min 20 25 20 0 Typ Max Unit ns ns ns ns VCC = 5.0 V Test Conditions

FAST AND LS TTL DATA 5-80

You might also like