You are on page 1of 2

A Shifted SVPWM Method to Control DC-Link Resonant Inverters and Its FPGA Realization

Abstract
A shifted space vector pulse width modulation (PWM) (SVPWM) method to control dclink resonant inverters is presented in this paper. The shifted SVPWM has the same effective vectors and operation time as the traditional SVPWM in all six space sectors, while the sequences of vectors changed according to the load current flow direction. All the switches of a three-phase inverter can be turned on under the zero-voltage switching condition, and only one auxiliary resonance during one PWM switch period of the inverter is required. The aims of the method are to increase the switching frequency of the inverter, reduce the switching frequency of the dc-link resonant circuit, and improve the utility of the dc-link voltage. A set of design rules to generate the shifted SVPWM, as well as its hardware implementation, is described in detail. The synchronization circuit is also discussed. To decrease the time burden of the digital signal processor, a field-programmable gate array is employed to receive the effective vectors and the corresponding time and generates the shifted SVPWM drive signals. The simulation and experimental results have verified the feasibility of the shifted SVPWM approach.

Aim
To design a Shifted SVPWM Method to Control DC-Link Resonant Inverters

Objective
The objectives of this works are, 1. Design of a Shifted SVPWM Method to Control DC-Link Resonant Inverters with VHDL. 2. Functional verification of the design 3. Result analysis in terms of a. Area b. Power c. Speed

Tools to be used:
For functional simulation For synthesis and implementation Mentor Graphics ModelSim 6.5 or later Xilinx Incs Xilinx ISE 13.1or later version

For FPGA based implementation, the FPGA Details are,


Manufacturer Family FPGA Series Xilinx Spartan 3/Spartan 3E XC3S400PQ208/XC3S250EPQ208

For CPLD based implementation, the CPLD Details are,


Manufacturer Family CPLD Series Xilinx XC9500 XC9572-XL

HDL to be used:
VHDL/Verilog HDL

Project Report Details:


Soft copy of documents referred by our guide to do the project will be given to prepare the report.

You might also like